www.fairchildsemi.com
2
©2015 Fairchild Semiconductor Corporation
FDBL0240N100 Rev.C
FDBL0240N100 N-Channel PowerTrench® MOSFET
Electrical Characteristics TJ = 25 °C unless otherwise noted.
Off Characteristics
On Characteristics
Dynamic Characteristics
Switching Characteristics
Drain-Source Diode Characteristics
Symbol Parameter Test Conditions Min. Typ. Max. Units
BVDSS Drain to Source Breakdown Voltage ID = 250 μA, VGS = 0 V 100 V
ΔBVDSS
ΔTJ
Breakdown Voltage Temperature
Coefficient ID = 250 μA, referenced to 25 °C 58 mV/°C
IDSS Zero Gate Voltage Drain Current VDS = 80 V, VGS = 0 V 1 μA
IGSS Gate to Source Leakage Current VGS = ±20 V, VDS = 0 V ±100 nA
VGS(th) Gate to Source Threshold Voltage VGS = VDS, ID = 250 μA22.94V
rDS(on) Static Drain to Source On Resistance VGS = 10 V, ID = 80 A 2.2 2.8 mΩ
ΔVGS(th)
ΔTJ
Gate to Source Threshold Voltage
Temperature Coefficient ID = 250 μA, referenced to 25 °C -13 mV/°C
gFS Forward Transconductance VDS = 10 V, Id = 80 A 162 S
Ciss Input Capacitance VDS = 50 V, VGS = 0 V,
f = 1 MHz
5835 8755 pF
Coss Output Capacitance 1235 1855 pF
Crss Reverse Transfer Capacitance 41 65 pF
RgGate Resistance VGS = 0.5V, f = 1MHz 2.5 Ω
td(on) Turn-On Delay Time
VDD = 50 V, ID = 80 A,
VGS = 10 V, RGEN = 6 Ω
26 42 ns
trRise Time 32 51 ns
td(off) Turn-Off Delay Time 44 70 ns
tfFall Time 17 30 ns
Qg(TOT) Total Gate Charge VGS = 0 to 10 V
VDD = 50 V,
ID = 80 A
79 111 nC
Qg(th) Threshold Gate Charge VGS = 0 to 2 V 11 15 nC
Qgs Gate to Source Gate Charge 27 nC
Qgd Gate to Drain “Miller” Charge 16 nC
ISMaximum Continuous Drain to Source Diode Forward Current - - 210 A
ISM Maximum Pulsed Drain to Source Diode Forward Current - - 910 A
VSD Source to Drain Diode Forward Voltage VGS = 0 V, IS = 80 A (Note 2) 0.8 1.3 V
VGS = 0 V, IS = 40 A (Note 2) 0.8 1.2
trr Reverse Recovery Time IF = 80 A, di/dt = 100 A/μs 82 131 ns
Qrr Reverse Recovery Charge 151 242 nC
Notes:
1. RθJA is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.
RθJC is guaranteed by design while RθCA is determined by the user's board design.
a) 43 °C/W when mounted on a 1 in2 pad of 2 oz copper.
2. Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0 %.
3. EAS of 821 mJ is based on starting TJ = 25 °C, L = 0.3 mH, IAS = 74 A, VDD = 90 V, VGS = 10 V. 100% test at L = 0.1 mH, IAS = 106 A.
4. Pulsed Id please refer to Figure “Forward Bias Safe Operating Area” for more details.
5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.