C8051F800-TB - Silicon Labs

C8051F800-DK

C8051F800 DEVELOPMENT KIT USER’S GUIDE

1. Relevant Devices

The C8051F800 Development Kit is intended as a development platform for the microcontrollers in the

C8051F80x-83x MCU family. The members of this MCU family are as follows: C8051F800, C8051F801,

C8051F802, C8051F803, C8051F804, C8051F805, C8051F806, C8051F807, C8051F808, C8051F809,

C8051F810, C8051F811, C8051F812, C8051F813, C8051F814, C8051F815, C8051F816, C8051F817,

C8051F818, C8051F819, C8051F820, C8051F821, C8051F822, C8051F823, C8051F824, C8051F825,

C8051F826, C8051F827, C8051F828, C8051F829, C8051F830, C8051F831, C8051F832, C8051F833,

C8051F834, and C8051F835.

The target board included in this kit is provided with a pre-soldered C8051F800-GM MCU (QFN20 package).

Code developed on the C8051 F800 can be easily ported to the other members of this MCU family.

Refer to the C80 5 1F 8 0x -8 3x data sheet for the differences between the members of this MCU family.

The C8051F80x-GM and C8051 F81x- GM devices (QFN20 p ackage) are pin-co mp atible with the C8051F33 0/1/

2/3/4/5/6/7 devices.

2. Kit Contents

The C8051F800 Development Kit contains the following items:

C8051F800 Target Board

C8051Fxxx Development Kit Quick-Start Guide

Silicon Labs IDE and Product Information CD-ROM. CD content includes the following:

Silicon Labs Integrated Development Environment (IDE)

Evaluation assembler , compiler, and linker tools

Source code examples and register definition files

Documentation

Optional Third Party Tools CD

AC to DC Power Adapter

USB Debug Adapter

Two USB Cables

3. Hardware Setup

Refer to Figure 1 for a diagram of the hard wa re c onfig ur ation.

1. Connect the USB Debug Adapter to the DEBUG connector on the target board with the 10-pin ribbon cable.

2. Connect one end of the USB cable to the USB connector on the USB Debug Adapter.

3. Verify that shorting blocks are installed on the target board as shown in Figure 4 on page 8.

4. Connect the other end of the USB cable to a USB Port on the PC.

5. Connect the ac/dc power adapter to power jack P4 on the target board.

Notes:

Use the Reset icon in the IDE to reset the target when connected during a debug session.

Remove power from the target board and the USB Debug Adapter befo re connecting or disconnecting the

ribbon cable from the target board. Connecting or disconnecting the cable when the devices have power can

damage the device and/or the USB Debug Adapter.

C8051F800-DK

2 Rev. 0.2

Figure 1. Hardware Setup using a USB Debug Adapter

4. Software Setup

The included CD-ROM contains the Silicon Labs Integrated Development Environment (IDE), evaluation 8051

tools, optional software utilities, and additional documentation. Insert the CD-ROM into your PC’s CD-ROM drive.

An installer will automatically launch, allowing you to install the IDE software or read documentation by clicking

buttons on the Installation Panel. If the installer does not automatically start when you insert the CD-ROM, run

autorun.exe found in the root directory of the CD-ROM. Refer to the ReleaseNotes.txt file on the CD-ROM for the

latest information regarding known problems and restrictions.

4.1. System Requirements

The following are the system requirements necessary to run the debug and programming tools:

Pentium-class host PC running Microsoft Windows 2000 or newer.

One available USB port.

4.2. Development Tools Installation

To install the IDE, utilities, and code examples, perform the following steps:

1. Click on the "Install Development Tools" button on the installation utility's startup screen.

2. In the Kit Selection box that appears, choose the C8051F800-DK development kit from the list of options.

3. In the next screen, choose “Components to be Installed”. The programs necessary to download and debug on

the MCU are the Silicon Labs IDE and the Keil 8051 Evaluation Toolset. The CP210x Drivers are necessary

to use the UART capabilities of the target board. See Section 4.3. for more information about installing the

CP210x drivers.

4. Installers selected in Step 3 will execute in sequence, prompting the user as they install programs,

documentation, and drivers.

CAPACITIVE SENSE

P1.5

P1.6

R14

D10

+3VD

P0.7

J7J6

P1.0_LED

P1.1_LED

P1.2_LED

P1.3_LED

C8051F800-TB P1.4 RESET

COMM

F326

USB

DEBUG

POWER

PWR

P1.0_LED

P1.1_LED

P1.2_LED

P1.3_LED

P1.4_SW

TX_MCU

RX_MCU

RTS

CTS

P1.0

P1.1

P1.2

P1.3

P1.4

P0.4

P0.5

P1.5

P1.6

GND

P2.0

P1.6

P1.4

P1.2

P1.0

P0.6

P0.4

P0.2_J8

GND

RST

P1.7

P1.5

P1.3

P1.1

P0.7

P0.5

P0.3_J9

P0.0

+3VD P0.1

+3VD

F800

J9 J8

P0.3_J9 P0.2_J8

P0.0

P0.0/VREF

P1.1

P1.0

P0.6/CNVSTR

P0.0/VREF

GND

P0.1

J10

GND

P0.1

SILICON LABS

www.silabs.com

XTAL2

XTAL1

TB1

VDD

+3VD

GND

Prototype Area

USB

Cable

AC/DC

Adapter

Target Board

Silicon Laboratories

USB DEBUG ADAPTER

Run

Stop Power

USB Debug

Adapter

C8051F800-DK

Rev. 0.2 3

4.3. CP210x USB to UART VCP Driver Installation

The C8051F800 Target Board includes a Silicon Labs CP2103 USB-to-UART Bridge Controller. Device drivers for

the CP2103 need to be installed before PC software such as HyperTerminal can communicate with the target

board over the USB connection. If the "Install CP210x Drivers" option is selected during installation, a driver

“unpacker” utility will launch.

1. Follow the steps to copy the driver files to th e desired loca tion. The d efault director y is C:\SiLabs\MCU\CP210x.

2. The final window will give an option to install the driver on the target system. Select the “Launch the CP210x

VCP Driver Installer” option if you are ready to install the driver.

3. If selected, the driver inst aller will no w launch, providin g an option to specify the driver installation location. After

pressing the “Install” button, the installer will search your system for copies of previously installed CP210x

Virtual COM Port drivers. It will let you know when your system is up to date. The driver files included in this

installation have been certified by Microsoft.

4. If the “Launch the CP210x VCP Driver Installer” option was not selected in step 3, the installer can be found in

the location specified in step 2, by default C:\SiLabs\MCU\CP210x\Windows_2K_XP_S2K3_Vista. At this

location, run CP210xVCPInstaller.exe.

5. To complete the installation process, connect the includ ed USB cab le be twe en the host comp uter and the USB

connector (P5) on the C8051F800 Target Board. Windows will automatically finish the driver installation.

Information windows will pop up from the taskbar to show the installation progress.

6. If needed, the driver files can be uninstalled by selecting “Silicon Labs CP210x USB to UART Bridge Driver

Removal” option in the “Ad d or Rem ov e Pro gra ms” window.

5. Software Overview

The following software is necessary to build a project, download code to, and communicate with the target

microcontroller.

Silicon Labs Integrated Development Environment (IDE)

8051 Toolset

Other useful software that is provided on the development kit CD and the Silicon Labs Downloads

(www.silabs.com/mcudownloads) website includes:

Configuration Wizard 2

Keil µVision2 and µVision3 Drivers

MCU Production Programmer and Flash Programming Utilities

5.1. Silicon Labs IDE

The Silicon Labs IDE integrates a source-code editor, source-level debugger and in-system programmer. The use

of third-party compilers, assemblers, and linkers is also supported. This development kit includes evaluation

versions of commercial C compilers and assemblers which can be used from within the Silicon Labs IDE.

5.1.1. Thir d Part y Toolsets

The Silicon Labs IDE has native support for many 8051 compilers. Natively-supported tools are as follows:

Keil

IAR

Raisonance

Tasking

SDCC

Specific instructions for integrating each of the supported tools can be found in the application notes section of the

CD, or on the Silicon Labs website (http://www.silabs.com).

C8051F800-DK

4 Rev. 0.2

5.1.2. Getting Started With the Silicon Lab s IDE

The following sections discuss how to open an example project in the IDE, build the source code, and download it

to the target device.

5.1.2.1. Running the F800_Blinky example program

The F800_Blinky example program blinks an LED on the tar get board.

1. Open the Silicon Lab s IDE from the Start menu.

2. Select ProjectOpen Project to open an existing project.

3. Browse to the C:\SiLabs\MCU\Examples\C8051F80x_83x\Blinky directory (default) and select the

F800_Blinky_C.wsp project file and click Open.

4. Once the project is open, build the project by clicking on the Build/Make Project button in the toolbar or

selecting ProjectBuild/Make Project from the menu.

Note: After the project has been built the first time, the Build/Make Project command will only build the files

that have been changed since the previous build. To rebuild all files and project dependencies, click on the

Rebuild All button in the toolbar or select ProjectRebuild All from the menu.

5. Before connecting to the target device, several connection options may need to be set. Open the Connection

Options window by selecting OptionsConnection Op tions... in the IDE menu. First, select the “USB Debug

Adapter” option. Next, the correct “Debug Interface” must be selected. C8051F80x-83x devices use Silicon

Labs “C2” 2-wire debug interface. Once all the selections are made, click the OK button to close the windo w.

6. Click the Connect button in the toolbar or select DebugConnect from the menu to connect to the device.

7. Download the project to the target by clicking the Download Code button in the toolbar.

Note: To enable automatic downloading if the program build is successful select Enable automatic connect/

download after build in the ProjectTarget Build Configuration dialog . If erro rs occur during the bu ild

process, the IDE will not attempt the download.

8. Click on the Go button (green circle) in the toolbar or by selecting DebugGo from the menu to start running

the firmware. The LED on the target board will start blinking.

5.1.2.2. Creating a New Project

Use the following steps to crea te a new p roject s. Once ste p s 1– 5 in this section are comple te, continue at Step 3 in

Section 5.1.2.1 .

1. Select ProjectNew Project to open a new project and reset all configuration settings to default.

2. Select FileNew File to open an editor window. Create your source file(s) and save the file(s) with a

recognized extension, such as .c, .h, or .asm, to enable color syntax highlighting.

3. Right-click on “New Project” in the Project Window. Select Add files to project . Select files in the file browser

and click Open. Continue adding files until all project files have been added.

4. For each of the files in the Project Window that yo u wa nt assembled, comp iled and linked in to the target build,

right-click on the file name and select Add f ile to build. Each file will be assembled or compiled as appropriate

(based on file extension) and linked into the build of the absolute obje ct file.

Note: If a project contains a large num be r of files, th e “G ro up ” fe at ur e of the IDE can be used to org an ize .

Right-click on “New Project” in the Project Wind ow. Select Add Groups to project. Add pre-defined g roups o r

add customized groups. Right-click on the group name and choose Add file to group. Select file s to be added.

Continue adding files until all project files have been added.

5. Save the project when finished with the debug session to preserve the current target build configuration, editor

settings and the location of all open debug views. To save the project, select ProjectSave Project As... from

the menu. Create a new name for the project and click on Save.

C8051F800-DK

Rev. 0.2 5

5.2. Configuration Wizard 2

The Configuration Wizard 2 is a code generation tool for all of the Silicon Labs devices. Code is generated through

the use of dialog boxes for each of the device's peripherals.

Figure 2. Configuration Wizard 2 Utility

The Configuration Wizard 2 utility helps accelerate development by automatically generating initialization source

code to configure and enable the on-chip re sources ne eded by most design pro jects. In just a few step s, the wizard

creates complete startup code for a specific Silicon Labs MCU. The program is configurable to provide the output

in C or assembly. For more information, please refer to the Configuration Wizard 2 help available under the Help

menu in Configuration Wizard 2.

For more information, please refer to the Configuration Wizard 2 documentation. The documentation and software

are available from the Downloads webpa ge (www.silabs.com/mcudownloads).

5.3. Keil µVision2 and µVision3 Silicon Labs Drivers

As an alternative to the Silicon Labs IDE, the µVision de bug driver allows the Keil µVision IDE to communicate with

Silicon Labs on-chip debug logic. In-system Flash memory programming integrated into the driver allows for rapidly

updating target code. The µVision IDE can be used to start and stop program execution, set breakpoints, check

variables, inspect and modify memory contents, and single-step through programs running on the actual target

hardware.

For more information, please refer to the µVision driver documentation. The documentation and software are

available from the Downloads webpage (www.silabs.com/mcudownloads).

C8051F800-DK

6 Rev. 0.2

5.4. Programming Utilities

The Silicon Labs IDE is the primary tool for downloading firmware to the MCU during development. There are two

software programming tools that are intended for use during prototyping or in the field: the MCU Production

Programmer an d the Fl ash Programming Utilities. T he MCU Pro duction Programmer is inst alled with the IDE to the

directory C:\Silabs\MCU\Utilities\Production Programmer\ (default). The Flash Programming Utilities can be

optionally installed from the CD and is installed to C:\Silabs\MCU\Utilities\FLASH Programming\ (default).

6. Example Source Code

Example source code and register definition files are provided in the “SiLabs\MCU\Examples\C8051F80x_83x\”

default directory during IDE installation. These files may be used as a template for code development. The

comments in each example file indicate which development tool chains were used when testing. Example

applications include a blinking LED example which configures the green LED on the target board to blink at a fixed

rate. Also included are examples for each of peripherals of the MCU such as the UART.

6.1. Register Definition Files

addressable control/status bits. These files are installed into the

“SiLabs\MCU\Examples\C8051F80x_83x\Header_Files\” default directory during IDE installation. The register and

bit names are identical to those used in the C8051F80x-83x data sheet.

6.2. Blinking LED Example

The example source files F800_Blinky.asm and F800_Blinky.c installed in the default directory

“SiLabs\MCU\Examples\C8051F80x_83x\Blinky” show examples of several basic C8051F800 functions. These

include disabling the watchdog timer (WDT), configuring the Port I/O crossbar, configuring a timer for an interrupt

routine, initializing the system clock, and configuring a GPIO port pin. Wh en compiled/assembled and linked, this

program flashes the green LED on the C8051F800 Target Board about five times a second using the interrupt

handler with a C8051F800 timer.

6.3. Capacitive Sense Switch Example

The example source file F80x_CS0.c demonstrates the configuration and usage of the capacitive sense switches

labeled P1.5 and P1.6. Refer to the source file for step-by-step instructions to build and test this example. This is

installed in the “SiLabs\MCU\Examples\C8051F80x_83x\CS0” directory by default.

C8051F800-DK

Rev. 0.2 7

7. Target Board

The C8051F800 Development Kit in cludes a t arget board with a C805 1F800-GM device pre-installed for e valuation

and preliminary software development. Numerous input/output (I/O) connections are provided to facilitate

prototyping using the target board. Refer to Figure 3 for the locations of the various I/O connectors. Figure 4 on

page 8 shows the factory default shorting block positions. A summary of the signal names and he aders is pr ovide d

in Table 5 on page 13.

P1 Power connector (accepts input from 7 to 15 VDC unregulated power adapter)

P2 USB connector (connects to PC for serial communication)

J1 22-pin Expansion I/O connector

J2 MCU power header (VDD)

J3 Port I/O configuration header

J4 DEBUG connector for Debug Adapter interface

J5 Connects pin P0.0 to the VREF bypass capacitors and TB1

J6, J7 Connects the potentiometer (R14) to pin P0.7 and +3VD

J8, J9 Connect s pins P0.2 (XTAL1) and P0.3 (XTAL2) to J1

J10 Connects pin P0.1 to GND and TB1

TB1 Analog I/O terminal block

Figure 3. C8051F800 Target Board with Pin Numbers

CAPACITIVE SENSE

P1.5

P1.6

R14

D10

+3VD

P0.7

J7J6

P1.0_LED

P1.1_LED

P1.2_LED

P1.3_LED

C8051F800-TB P1.4 RESET

COMM

F326

USB

DEBUG

POWER

PWR

P1.0_LED

P1.1_LED

P1.2_LED

P1.3_LED

P1.4_SW

TX_MCU

RX_MCU

RTS

CTS

P1.0

P1.1

P1.2

P1.3

P1.4

P0.4

P0.5

P1.5

P1.6

GND

P2.0

P1.6

P1.4

P1.2

P1.0

P0.6

P0.4

P0.2_J8

GND

RST

P1.7

P1.5

P1.3

P1.1

P0.7

P0.5

P0.3_J9

P0.0

+3VD P0.1

+3VD

F800

J9 J8

P0.3_J9 P0.2_J8

P0.0

P0.0/VREF

P1.1

P1.0

P0.6/CNVSTR

P0.0/VREF

GND

P0.1

J10

GND

P0.1

SILICON LABS

www.silabs.com

XTAL2

XTAL1

TB1

VDD

+3VD

GND

Prototype Area

Protot ype Area I/O Connection Point s

Pin 1

Pin 2

Pin 1

Pin 2

C8051F800-DK

8 Rev. 0.2

7.1. Target Board Shorting Blocks: Factory Defaults

The C8051F800 Target Board comes from the factory with pre-installed shorting blocks on many headers. Figure 4

shows the positions of the factory default shorting blocks. It should be noted that a shorting block on J2 to connect

power to the MCU is required for normal operation.

Figure 4. C8051F800 Target Board Shorting Blocks: Factory Defaults

CAPACITIVE SENSE

P1.5

P1.6

R14

D10

+3VD

P0.7

J7J6

P1.0_LED

P1.1_LED

P1.2_LED

P1.3_LED

C8051F800-TB P1.4 RESET

COMM

F326

USB

DEBUG

POWER

PWR

P1.0_LED

P1.1_LED

P1.2_LED

P1.3_LED

P1.4_SW

TX_MCU

RX_MCU

RTS

CTS

P1.0

P1.1

P1.2

P1.3

P1.4

P0.4

P0.5

P1.5

P1.6

GND

P2.0

P1.6

P1.4

P1.2

P1.0

P0.6

P0.4

P0.2_J8

GND

RST

P1.7

P1.5

P1.3

P1.1

P0.7

P0.5

P0.3_J9

P0.0

+3VD P0.1

+3VD

F800

J9 J8

P0.3_J9 P0.2_J8

P0.0

P0.0/VREF

P1.1

P1.0

P0.6/CNVSTR

P0.0/VREF

GND

P0.1

J10

GND

P0.1

SILICON LABS

www.silabs.com

XTAL2

XTAL1

TB1

VDD

+3VD

GND

Prototype Area

Protot ype A rea I/O Connection Point s

Pin 1

Pin 2

Pin 1

Pin 2

C8051F800-DK

Rev. 0.2 9

7.2. Target Board Power Options and Current Measurement (P1, P2, J2, J4)

The C8051F800 Target Board supports three power options:

1. 12 VDC power using the AC to DC power adapter (P1)

2. 5 VDC USB VBUS power from PC via the USB Debug Adapter (J4)

3. 5 VDC USB VBUS power from PC via the CP2103 USB connector (P2, labeled “COMM”)

All the three power sources are ORed together using reverse-biased diodes (D1, D2, D3), eliminating the need for

headers to choose between the sources. The target board will operate as long as any one of the power sources is

present. The ORed power is regulated to a 3.3 V dc volt age using a LDO regula tor (U2). The output of the r egulator

powers the +3 VD net on the target board, and is also connected to one end of the header J2. A shorting block

should be installed on J2 to power the VDD net, which powers the C8051F800 MCU. With the shorting block

removed, a multimeter can be used acr oss J2 to measure the current consumption of the MCU.

7.3. System Clock Sources (J8, J9)

7.3.1. Internal Oscillators

The C8051F800 device installed on the target board features a factory-calibrated, programmable high-frequency

internal oscillator (24 MHz base frequency, ±2%), which is enabled as the system clock source on reset. After

reset, the internal oscillator operates at a frequency of 3.0625 MHz by default but may be configured by software to

operate at other frequencies. The on-chip crystal is accurate for many serial communications (UART, SPI, SMBus)

and an external oscillator is not required depending on the bit rate. However, if you wish to operate the C8051F800

device at a frequency not available with the internal oscillator, an external crystal may be used. Refer to the

C8051F80x-83x data sheet for more information on configuring the system clock source.

7.3.2. External Oscillator Options

The target board is designed to facilitate the installation of an external crystal. Remove shorting blocks at headers

J8 and J9 and install the crystal at the pads marked Y1. Install a 10 M resistor at R9 and install capacitors at C13

and C14 using values appropriate for the crystal you select. If you wish to operate the external oscillator in

capacitor or RC mode, options to install a capacitor or an RC network are also available on the target board.

Populate C13 for capacitor mode, and populate R7 and C13 for RC mode. Refer to the C8051F80x-83x data sheet

for more information on the use of external oscillators.

C8051F800-DK

10 Rev. 0.2

7.4. Switches and LEDs (J3)

Two push-button switches are provided on the target board. The switch labeled ‘RESET’ (SW1 in schematic) is

connected to the reset pin (RST) of the C8051F800. Pressing this switch puts the device into its hardware-reset

state. The switch labeled “ P1. 4” (SW2 in schematic) is connected to the C8051F800’s general purpose I/O (GPIO)

pin through hea ders. Pressing this switch generates a logi c low signal on the port pin. Remove the shorting block

from the header to disconnect this switch from the port pin. The port pin signal is also routed to a pin on the J1 I/O

connector. See Table 1 for the port pins and headers corresponding to each switch.

Two capacitive sense switches are also provided on the target board. The operation of these switches needs

appropriate code running on the C8051F800 MCU that can sense the state of the switch. Note that no shorting

blocks should be present on J3[15-16] and J3[17-18] for proper operation of these switches. See Section 6.3.

"Capacitive Sense Switch Example‚" on page 6 for details about example source code.

Six LEDs are provid ed on the target board to serve as in dicators. The red LED labe led “PWR” is used to indicate

the presence of power to the target board. Another red LED labeled “USB” is used to indicate a valid USB

connection via the USB connector labeled “COMM.” Note that this LED will light up only after CP210x device

drivers are loaded successfully on the PC. The four green LEDs labeled with port pin names P1.0_LED through

P1.3_LED are connected to the C8051F800’s GPIO pins P1.0 through P1.3, respectively, via the header J3.

Remove the shorting block from the header to disconnect the LED from the port pin. The port pin signal is also

routed to a pin on the J1 I/O connector. See Table 1 for the port pins and headers corresponding to each LED.

Table 1. Target Board I/O Descriptions

Description I/O Header(s)

RESET (SW1) Reset none

P1.4 (SW2) P1.4 J3[9-10]

P1.5 (Capacitive Sense) P1.5 J3[15-16]*

P1.6 (Capacitive Sense) P1.6 J3[17-18]*

P1.0_LED (Green LED) P1.0 J3[1-2]

P1.1_LED (Green LED) P1.1 J3[3-4]

P1.2_LED (Green LED) P1.2 J3[5-6]

P1.3_LED (Green LED) P1.3 J3[7-8]

PWR (Red LED) Power none

USB (Red LED) USB Active none

*Note: Shorting blocks should NOT be present at these headers for

the proper operation of the capacitive sense switches.

C8051F800-DK

Rev. 0.2 11

7.5. Target Board Debug Interface (J4)

The

DEBUG

connector J4 provides access to the

DEBUG

(C2) pins of the C8051F800. It is used to connect the

Serial Adapter or the USB Debug Adapter to the target board for in-circuit debugging and Flash programming.

Table 2 shows the

DEBUG

pin definitions.

7.6. Serial Interface (P2, J3)

A USB-to-UART bridge circuit (U3) and USB connector (P2) are provided on the target board to facilitate serial

connections to UART0 of the C8051F800. The Silicon Labs CP2103 USB-to-UART bridge provides data

connectivity between the C8051F800 and the PC via a USB port. The TX, RX, RTS and CTS signals of UART0

may be connected to the CP2103 by inst alli ng shorting bloc ks on header J3. Note that the use of the optional R TS/

CTS handshaking signals will prevent the simultaneous use of the capacitive sense switches because those GPIO

pins are shared on this board. The shorting block positions for connecting each of these signals to the CP2103 are

listed in Table 3. To use this interface, the USB-to-UAR T device drivers should be installed as described in Section

4.3. "CP210x USB to UART VCP Driver Installation‚" on page 3.

7.7. Potentiometer (J6, J7)

The C8051F800 MCU has the option to connect port pin P0.7 to a 10K linear potentiometer (R14). The

potentiometer is connected through the J6 and J7 headers. The potentiometer can be used for testing the analog-

to-digital (ADC) converter of the MCU.

Table 2. DEBUG Connector Pin Descriptions

Pin # Description

1 +3VD (+3.3VDC)

2, 3, 9 GND (Ground)

4 P2.0/C2D

5RST

(Reset)

6P2.0

7RST

/C2CK

8 Not Connected

10 USB Power (+5 VDC)

Table 3. Serial Interface Header Description

Header Pins UART0 Pin Description

J3[11–12] TX_MCU (P0.4)

J3[13–14] RX_MCU (P0.5)

J3[15–16] RTS (P1.5)

J3[17–18] CTS (P1.6)

C8051F800-DK

12 Rev. 0.2

7.8. Analog I/O, Voltage and Ground Reference Options (TB1, J5, J10)

Several of the C8051F800 target device’s port pins are connected to the TB1 terminal block. Refer to Table 4 for

the TB1 terminal block connections. The J5 header connects the MCU VREF pin (P0.0) to the VREF bypass

capacitors C1 8 and C19, an d also to TB1 pin 6 for an optio nal exter nal VREF input. T he J1 0 header conn ect s P0 .1

to GND, and is useful if the P0.1/AGND option is enabled via the REF0CN register in the C8051F800. Refer to the

C8051F80x-83x data sheet for more information on configuring the voltage and ground reference options.

7.9. C2 Pin Sharing

On the C8051F800, the debug pins C2CK and C2D are share d with the pins RST and P2.0 resp ectively. The t arget

board includes the resistors necessary to enable pin sharing which allow the RST and P2.0 pins to be used

normally while simulta neously debuggin g the device. See Application Note “AN12 4: Pin Sharing Techniques for the

C2 Interface” at www.silabs.com for more information regarding pin sharing.

Table 4. TB1 Terminal Block Pin Descriptions

Pin # Description

1 P0.6/CNVSTR

2P1.0

3P1.1

4 P0.1/AGND

5 GND (Ground)

6 P0.0/VREF (Voltage Reference)

C8051F800-DK

Rev. 0.2 13

7.10. Target Board Pin Assignment Summary

Some GPIO pins of the C8051F800 MCU can have an alternate fixed function. For example, pin 17on the

C8051F800-GM MCU is designated P0.4, and can be used as a GPIO pin. Also, if the UART0 peripheral on the

MCU is enabled using the crossbar registers, the TX signal is routed to this pin. This is shown in the "Alternate

Fixed Function" column. The "Target Board Function" column shows that this pin is used as TX on the C8051F800

Target Board. The "Relevant Headers" column shows that th is signal is routed to pin 15 of the J1 he ader and pin 12

of the J3 header. More details can be found in the C8051F80x-83x data sheet. Some of the GPIO pins of the

C8051F800 have been used for various functions on the target board. Table 5 summarizes the MCU pin

assignments on the target board, and also shows the various headers associated with each signal.

Table 5. C8051F800 Target Board Pin Assignments and Headers

MCU Pin Name Pin#

(‘F800-GM) Primary

Function Alternate Fixed

Function Target Board

Function Relevant Headers

P0.0 1 P0.0 (GPIO) VREF VREF J1[19], TB1[6]*, J5[1]

P0.1 20 P0.1 (GPIO) AGND GPIO/AGND J1[20], TB1[4], J10[1]

P0.2 19 P0.2 (GPIO) XTAL1 XTAL1 J1[17]*, J8[2]

P0.3 18 P0.3 (GPIO) XTAL2 XTAL2 J1[18]*, J9[2]

P0.4 17 P0.4 (GPIO) TX_MCU TX_MCU J1[15], J3[12]

P0.5 16 P0.5 (GPIO) RX_MCU RX_MCU J1[16], J3[14]

P0.6 15 P0.6 (GPIO) CNVSTR CNVSTR J1[13], TB1[1]

P0.7 14 P0.7 (GPIO) Potentiometer J1[14], J6[1]

P1.0 13 P1.0 (GPIO) LED J1[11], J3[2], TB1[2]

P1.1 12 P1.1 (G PIO) LED J1[12], J3[4], TB1[3]

P1.2 11 P1.2 (GPIO) LED J1[9], J3[6]

P1.3 10 P1.3 (GPIO) LED J1[10], J3[8]

P1.4 9 P1.4 (GPIO ) Switch (SW2) J1[7], J3[10]

P1.5 8 P1.5 (GPIO) Capacitive Sense

Switch / RTS J1[8], J3[16]

P1.6 7 P1.6 (GPIO) Capacitive Sense

Switch / CTS J1[5], J3[18]

P1.7 6 P1.7 (GPIO) GPIO J1[6]

P2.0/C2D 5 P2.0 (GPIO) C2D P2.0/C2D J1[3]*, J4[6]*, J4[4 ]

RST/C2CK 4 RST (Reset) C2CK RST/C2CK J1[4]*, J4[5]*, J4[7]

VDD 3 VDD (Power) VDD J2[2]

GND 2 GND (Ground) GND J1[1], J1[2], TB1[5]

*Note: Headers denoted by this symbol are not directly connected to the MCU pin; the connection might be via one or mo re

headers and/or pin-sharing resistor(s). See board schematic for details.

C8051F800-DK

14 Rev. 0.2

8. Schematics

Figure 5. C8051F800 Target Board Schematic (Page 1 of 2)

C8051F800-DK

Rev. 0.2 15

Figure 6. C8051F800 Target Board Schematic (Page 2 of 2)

Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers

using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific

device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories

reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy

or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply

or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific

written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected

to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no

circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations

thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®,

USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of

ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.

http://www.silabs.com

Silicon Laboratories Inc.

400 West Cesar Chavez

Austin, TX 78701

USA

Simplicity Studio

One-click access to MCU and

wireless tools, documentation,

software, source code libraries &

more. Available for Windows,

Mac and Linux!

IoT Portfolio

www.silabs.com/IoT SW/HW

www.silabs.com/simplicity Quality

www.silabs.com/quality Support and Community

community.silabs.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Silicon Laboratories:

C8051F800DK C8051F800-TB