V = V
kA²s
kA²s
kA²s
kA²s
Ratings
I
V
IA
V
T
1.29
R0.22 K/W
140
VV
100T = 25°C
VJ
T = °C
VJ
mA10V = V
T = 25°C
VJ
I = A
T
V
T = °C
C
85
P
tot
520 WT = 25°C
C
150
1800
forward voltage drop
total power dissipation
1.63
T = 25°C
VJ
140
V
T0
V0.85T = °C
VJ
140
r
T
2.8 mΩ
V1.28T = °C
VJ
I = A
T
V
150
1.70
I = A300
I = A300
threshold voltage
slope resistance for power loss calculation only
µA
125
VV1800T = 25°C
VJ
IA220
P
GM
Wt = 30 µs 10
max. gate power dissipation
P
T = °C
C
140
Wt = 5
P
P
GAV
W0.5
average gate power dissipation
C
J
119
junction capacitance
V = V400 T = 25°Cf = 1 MHz
RVJ
pF
I
TSM
t = 10 ms; (50 Hz), sine T = 45°C
VJ
max. forward surge current
T = °C
VJ
140
I²t T = 45°C
value for fusing
T = °C140
V = 0 V
R
V = 0 V
R
V = 0 V
V = 0 V
t = 8,3 ms; (60 Hz), sine
t = 10 ms; (50 Hz), sine
t = 8,3 ms; (60 Hz), sine
t = 10 ms; (50 Hz), sine
t = 8,3 ms; (60 Hz), sine
t = 10 ms; (50 Hz), sine
t = 8,3 ms; (60 Hz), sine
VJ
R
VJ
R
thJC
thermal resistance junction to case
T = °C
VJ
140
2.40
2.59
20.8
20.2
kA
kA
kA
kA
2.04
2.21
28.8
27.9
1800
300 µs
RMS forward current
T(RMS)
TAV
180° sine
average forward current
(di/dt)
cr
A/µs
150repetitive, I =T
VJ
= 140 °C; f = 50 Hz
critical rate of rise of current
V
GT
gate trigger voltage
V = 6 V T = °C25
(dv/dt) T = 140°C
critical rate of rise of voltage
A/µs500
V/µs
t = µs;
I A; V = ⅔ V
R = ∞; method 1 (linear voltage rise)
VJ
DVJ
450 A
T
P
G
= 0.45
di /dt A/µs;
G
=0.45
DRM
cr
V = ⅔ V
DRM
GK
1000
1.5 V
T = °C-40
VJ
I
GT
gate trigger current
V = 6 V T = °C25
DVJ
150 mA
T = °C-40
VJ
1.6 V
200 mA
V
GD
gate non-trigger voltage
T = °C
VJ
0.2 V
I
GD
gate non-trigger current
10 mA
V = ⅔ V
D DRM
140
latching current
T = °C
VJ
200 mA
I
L
25t µs
p
= 10
I A;
G
= 0.45 di /dt A/µs
G
= 0.45
holding current
T = °C
VJ
200 mA
I
H
25V = 6 V
D
R = ∞
GK
gate controlled delay time
T = °C
VJ
2 µs
t
gd
25
I A;
G
= 0.45 di /dt A/µs
G
= 0.45
V = ½ V
D DRM
turn-off time
T = °C
VJ
185 µs
t
q
di/dt = A/µs10 dv/dt = V/µs20
V =
R
100 V; I A;
T
= 150 V = ⅔ V
DRM
tµs
p
= 200
non-repet., I = 150 A
T
125
R
thCH
thermal resistance case to heatsink
K/W
Thyristor
1900
RRM/DRM
RSM/DSM
max. non-repetitive reverse/forward blocking voltage
max. repetitive reverse/forward blocking voltage
R/D
reverse current, drain current
T
T
R/D
R/D
200
0.2
IXYS reserves the right to change limits, conditions and dimensions. 20191111dData according to IEC 60747and per semiconductor unless otherwise specified
© 2019 IXYS all rights reserved