DATASHEET ISL28025 FN8388 Rev.5.00 Nov 9, 2017 Precision Digital Power Monitor with Real Time Alerts The ISL28025 is a bidirectional high-side and low-side digital current sense and voltage monitor with a serial interface. The device monitors power supply current and voltage, which provides the digital results along with calculated power. The ISL28025 provides tight accuracy of less than 0.1% for both voltage and current monitoring. Features The VCC power can either be externally supplied or internally regulated, which allows the ISL28025 to handle a common-mode input voltage range from 0V to 60V. The wide range permits the device to handle telecom, automotive and industrial applications with minimal external circuitry. * Bidirectional current sensing * Bus voltage sense range . . . . . . . . . . . . . . . . . . . . . . 0V to 60V * Voltage gain error. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.05% * Current gain error. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.05% * High or low (RTN) side sensing * Auxiliary low voltage input channel * ADC, 16-bit native resolution * Programmable averaging modes An 8-bit voltage DAC enable DC/DC converter output voltage margining (20 Pin QFN) Fault indication includes Bus Voltage window and over-current fast fault logic indication. The ISL28025 includes an integrated temperature sensor for monitoring. * Internal 3.3V regulator The ISL28025 serial interface is PMBus compatible and operates down to 1.2V. It draws an average current of just 1.3mA and is available in the space saving 16 ball WLCSP package. It is also available in a 20 lead QFN 4x4 (1.85SQmm EPAD) The parts operate across the full industrial temperature range from -40C to +125C. * I2C/SMBus/PMBus interface that handles 1.2V supply * Internal temperature sense * Over-voltage/undervoltage and current fault monitoring with 500ns detection delay * 8-bit voltage output DAC (20 Pin QFN) * 55 I2C slave addresses Applications * Data processing servers Related Literature * DC power distribution * For a full list of related documents, visit our website - ISL28025 product page * Portable communication equipment * Telecom equipment * DC/DC and AC/DC converters * Automotive power GND, PGND FB VINP SW MUX En VCC ISL28025 VBUS LX2 VOUT PG 3.3V Vreg Lo RSH ISL9110 3.3V BUCK/ BOOST 10F DAC_OUT (QFN) LX1 VINM SCL ADC 16-Bit AuxV GND I2C SMBUS PVIN DAC (8BIT) MODE VIN 1F Vreg_in FROM 1.8V TO 5.5V Vreg_Out * Many I2C ADC with alert applications SDA LOAD PMBus REG MAP SMBALERT2 (ECLK WLCSP) TEMP SENSE I2CVCC SMBALERT1 MCU GPIO/Int R_pullUp A2 R_pullUp A1 GND Vmcu A0 SCL SDA FIGURE 1. TYPICAL APPLICATION CIRCUIT FN8388 Rev.5.00 Nov 9, 2017 Page 1 of 52 ISL28025 Table of Contents Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Pin Configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Pin Descriptions 16 PIN WLCSP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Pin Descriptions 20 lead QFN 4x4 (1.85SQmm EPAD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Thermal Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Recommended Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Typical Performance Curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Functional Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Communication Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Packet Error Correction (PEC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . IC Device Details . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Global IC Controls . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Primary and Auxiliary Channel Controls . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Measurement Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Threshold Detectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . SMB Alert . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . External Clock Control (16 Pin WLCSP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Voltage Margin / DAC_OUT (20 Pin QFN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 25 26 27 27 30 31 32 37 38 SMBus/I2C Serial Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Protocol Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . SMBus and PMBus Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Device Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Write Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Read Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Group Command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Clock Speed . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 39 40 40 41 41 41 42 Signal Integrity. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Fast Transients. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . External Clock. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Overranging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Shunt Resistor Selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A Trace as a Sense Resistor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Lossless Current Sensing (DCR). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 42 43 44 44 47 48 Revision History. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 About Intersil . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 Package Outline Drawing WLCSP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 Package Outline Drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52 FN8388 Rev.5.00 Nov 9, 2017 Page 2 of 52 ISL28025 Block Diagram GND DAC_OUT (20 Pin QFN) PRIMARY CH I2CVCC INTERNAL POWER 3.3V LS LS SMBCLK REG VREG_IN { VCC DAC (8-BIT) VREG_OUT Temp_V VBUS_S VBUS I2C SM BUS PM BUS TEMP SENSE SMBDAT REF A0 A1 VINP ADC 16BIT CM = 0 to 60V VINM FIR AND DIGITAL LOGIC 16 A2 REG MAP OSC SW Mux UV DAC DIV VBUS_S VBUS_S OV_TEMP_SET Temp_V OC_SET DIGITAL FILTER 0, 2, 4, 8S VIN_P UV_SET VIN_M AUXV OC DAC CLOCK OV/ TEMP DAC EXT_CLK (16 Pin WLCSP) SMBALERT2 SMBALERT1 ONLY FOR PRI CHL FIGURE 2. BLOCK DIAGRAM Ordering Information PART NUMBER PART MARKING VBUS OPTION (V) TAPE AND REEL (UNITS) PACKAGE (RoHS Compliant) PKG. DWG. # ISL28025FR12Z (Notes 3, 4) 280 25R12Z 12 - 20 lead QFN 4x4 (1.85SQmm EPAD) L20.4x4J ISL28025FR12Z-T (Notes 1, 2, 3) 280 25R12Z 12 6k 20 lead QFN 4x4 (1.85SQmm EPAD) L20.4x4J ISL28025FR12Z-T7A (Notes 1, 2, 3) 280 25R12Z 12 250 20 lead QFN 4x4 (1.85SQmm EPAD) L20.4x4J ISL28025FI12Z-T (Notes 1, 2, 3) 2512 12 3k 16 Ball WLCSP W4x4.16C ISL28025FI12Z-T7A (Notes 1, 2, 3) 2512 12 250 16 Ball WLCSP W4x4.16C ISL28025FI60Z-T (Notes 1, 2, 3) 2560 60 3k 16 Ball WLCSP W4x4.16C ISL28025FI60Z-T7A (Notes 1, 2, 3) 2560 60 250 16 Ball WLCSP W4x4.16C ISL28025EVKIT1Z Evaluation Kit ISL28025EVAL1Z Evaluation Board NOTES: 1. Refer to TB347 for details on reel specifications. 2. These Pb-free WLCSP packaged products employ special Pb-free material sets; molding compounds/die attach materials and SnAgCu - e1 solder ball terminals, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free WLCSP packaged products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. 3. For Moisture Sensitivity Level (MSL), see the product information page for the ISL28025. For more information on MSL, see TB363. 4. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the P-free requirements of IPC/JEDEC J STD-020. FN8388 Rev.5.00 Nov 9, 2017 Page 3 of 52 ISL28025 Pin Configuration ISL28025 TOP VIEW ISL28025FI -- 16 Pin (BALL) 0.5mm PITCH WLCSP VREG _IN VBUS 1 GND 2 AUXV 3 DAC_OUT 4 NC 5 AUXV B A0 A1 A2 SM BCLK C G ND SM BALE RT2/ ECLK SM BALERT 1 SM BDAT VREG_OUT VCC 18 17 16 15 I2CVCC 14 A2 1.85SQmm 13 A1 EPAD 12 A0 11 GND 6 SMBCLK D 19 7 8 9 10 SMBALERT2 VC C 20 SMBALERT1 I2CVCC VINM A NC 4 VBUS VINP 3 VINP SMBDAT 2 VINM VREG_IN 1 VREG _O UT ISL28025FR -- 20 lead QFN 4x4 (1.85SQmm EPAD) Pin Descriptions 16 Ball WLCSP 16 PIN WLCSP PIN NAME TYPE/DIR PIN DEFINITION A1 VREG_OUT Power Voltage regulator output. Connect a proper decoupling capacitor to this pin A2 VINM Analog Input Current sense minus input A3 VINP Analog Input Current sense plus input A4 VBUS Power VBus voltage sense B1 I2CVCC Power I2C level shifter power supply. Connect this pin to the VCC pin if level shifters are not used B2 VCC Power Chip power supply B3 VREG_IN Power Voltage regulator input. Connect this pin to ground if a voltage regulator is not used B4 AUXV Analog Input Auxiliary port single-ended input C1 A0 Digital Input I2C address input C2 A1 Digital Input I2C address input C3 A2 Digital Input I2C address input C4 SMBCLK Digital Input SMBus/I2C clock input D1 GND Power Ground D2 SMBALERT2/ECLK Digital Input/Output External ADC clock input or CPU interrupt signal. It is used as a CPU interrupt signal only when this pin is not configured as external clock input D3 SMBALERT1 Digital Output SMBus Alert1, open collector output D4 SMBDAT Digital Input SMBus/I2C data FN8388 Rev.5.00 Nov 9, 2017 Page 4 of 52 ISL28025 Pin Descriptions 20 Lead QFN 4x4 (1.85SQmm EPAD) PIN NUMBER PIN NAME TYPE/DIR 1 VBUS Power VBUS voltage sense 2 GND Power Ground 3 AUXV Analog Input 4 DAC_OUT Analog Output 5 NC Float 6 SMBCLK Digital Input 7 SMBDAT 8 NC Float 9 SMBALERT1 Digital Output SMBus Alert1, open-drain output 10 SMBALERT2 Digital Output CPU interrupt signal 11 GND Power 12 A0 Digital Input SMBus/I2C address input 13 A1 Digital Input SMBus/I2C address input 14 A2 Digital Input SMBus/I2C address input 15 I2CVCC Power I2C level shifter power supply. Connect this pin to the VCC pin if a level shifter is not used 16 VCC Power Chip power supply 17 VREG_OUT Power Voltage regulator output. Connect a proper decoupling capacitor to this pin 18 VINM Analog Input Current sense minus input 19 VINP Analog Input Current sense plus input 20 VREG_IN Power EPAD NEG SUBSTRATE FN8388 Rev.5.00 Nov 9, 2017 PIN DEFINITION Auxiliary port single-ended input DAC voltage output No Connection SMBus/I2C clock input Digital Input/Output SMBus/I2C data No Connection Ground Voltage regulator input. Connect this pin to ground if a voltage regulator is not used GND or most negative voltage Page 5 of 52 ISL28025 TABLE 1. DPM PORTFOLIO COMPARISON - ISL28022 vs ISL28023 vs ISL28025 (Dual Package) DESCRIPTION BASIC DIGITAL POWER MONITOR FULL FEATURE DIGITAL POWER MONITOR DIGITAL POWER MONITOR DUAL PACKAGE OPTIONS PART NUMBER ISL28022 ISL28023 ISL28025 PACKAGE MSOP10, QFN16 QFN24 WLCSP-16 / QFN20 -40C to +125C -40C to +125C -40C to +125C 0V to 60V Opt 1: 0V to 60V Opt 2: 0V to 16V Opt 1: 0V to 60V WLCSP-16 only Opt 2: 0V to 16V ADC 16-bit 16-bit 16-bit +25C Gain Error 0.30% 0.25% 0.25% Current Measure LSB Step 10V 2.5V 2.5V +25C Offset 75V 30V 30V Temperature Range 0V to 60V Input Range Primary Differential Shunt Input X X X Channel Independent Bus Voltage X X X LV Aux Differential Shunt Input X Channel Independent Bus Voltage X X VBus LSB Step Low Voltage Bus 0.25mV 0.25mV 1mV/0.25mV 1mV/0.25mV High Voltage Bus 4mV External Temperature Sensor Input X HV Internal Regulator (3.3VOUT) X X 2 Outputs 2 Outputs Margin DAC X QFN20 Internal Temperature Sensor X X X X X X Fast OC/OV/UV Alert Outputs User Select Conversion Mode/Sample Rate X Peak Min/Max Current Registers Slave Address Locations 55 Addresses 55 Addresses I2C Level Translators 16 Addresses X X PMBus X X I2C/SMBus X X X High Speed (3.4MHz) I2C Mode X X X External Clock Input X X WLCSP-16 Power Shutdown Mode X X X FN8388 Rev.5.00 Nov 9, 2017 Page 6 of 52 ISL28025 Absolute Maximum Ratings Thermal Information VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6.0V I2C_VCC Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6.0V VBUS (ISL28025FI60), REG_IN. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63V VBUS (ISL28025FI12, ISL28025FR12) . . . . . . . . . . . . . . . . . . . . . . 16.684V Common-Mode Input Voltage (VINP, VINM). . . . . . . . . . . . . . . . . . . . . . . 63V Differential Input Voltage (VINP, VINM) . . . . . . . . . . . . . . . . . . . . . . . . . 63V AUXV. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VCC - GND Input Voltage (Digital Pins) . . . . . . . . . . . . . . . (GND - 0.3) to I2CVCC + 0.3V Output Voltage (Digital Pins) . . . . . . . . . . . . . . (GND - 0.3) to I2CVCC + 0.3V Output Current (VREG_OUT, DAC_OUT (20 Pin QFN)). . . . . . . . . . . . . 10mA Open Drain Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10mA Open Drain Voltage (SMBALERT1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24V ESD Ratings Human Body Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6kV Machine Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300V Charged Device Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2kV Latch-Up. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100mA (at +125C) Thermal Resistance (Typical) JA (C/W) 16 Ball WLCSP (Notes 5, 6). . . . . . . . . . . . . . . 80 20 lead QFN 4x4 (1.85SQmm EPAD) (Notes 5, 6) 40 JC (C/W) 1 2.5 Maximum Storage Temperature Range . . . . . . . . . . . . . .-65C to +150C Maximum Junction Temperature (TJMAX) . . . . . . . . . . . . . . . . . . . . .+150C Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see TB493 Recommended Operating Conditions Ambient Temperature Range (TA) . . . . . . . . . . . . . . . . . . .-40C to +125C CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty. NOTES: 5. JA is measured in free air with the component mounted on a high-effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379. 6. For JC, the "case temp" location is taken at the package top center. or bottom thermal pad/PCB though hole array. Electrical Specifications TA = +25C, I2CVCC = VCC = 3.3V, VINP = VBUS = 12V, VSENSE = VINP - VINM = 80mV, Aux V = 3V, Conversion Time: Aux = Primary = 2.05ms, Internal AVG Aux = Primary = 128, unless otherwise specified. All voltages with respect to GND pin. Temperature limits established by characterization. PARAMETER SYMBOL TEST CONDITIONS MIN (Note 7) TYP MAX (Note 7) UNIT 81.91 mV PRIMARY CHANNEL VSHUNT Measurement Range (VINP to VINM) VSHUNT 0 1LSB Step Shunt Voltage Step_shunt 2.5 VSHUNT Offset Voltage Vshunt_vos 2.5 50 V VSHUNT Offset Voltage vs Temperature Vshunt_TC 0.04 0.3 V/C VSHUNT Vos vs Common-Mode Vshunt_CMRR ISL28025FI60Z VBUS = 0V to 60V 0.2 2 V/V ISL28025FI12Z, ISL28025FR12Z VBUS = 0V to 16.384V 0.2 2 V/V 0.45 T = -40C to +125C V VSHUNT Vos vs Power Supply Vshunt_PSRR VCC = 10% of VCC nominal VIN Input Leakage Current Ivin VIN = VSHUNT input path selected, OC detector disabled 15 20 A VIN = VSHUNT input path selected, OC detector enabled 30 40 A VIN = VSHUNT input path disabled, OC detector disabled 0.05 0.1 A Usable Bus Voltage Measurement Range 1LSB Step Bus Voltage VBUS Step_Vbus ISL28025FI60Z 0 60 V ISL28025FI12Z, ISL28025FR12Z 0 16.384 V ISL28025FI60Z ISL28025FI12Z, ISL28025FR12Z FN8388 Rev.5.00 Nov 9, 2017 V/V 1 mV 0.25 mV Page 7 of 52 ISL28025 Electrical Specifications TA = +25C, I2CVCC = VCC = 3.3V, VINP = VBUS = 12V, VSENSE = VINP - VINM = 80mV, Aux V = 3V, Conversion Time: Aux = Primary = 2.05ms, Internal AVG Aux = Primary = 128, unless otherwise specified. All voltages with respect to GND pin. Temperature limits established by characterization. (Continued) PARAMETER VBUS Offset Voltage VBUS Offset Voltage vs Temperature SYMBOL Vbus_vos Vbus_TC VBUS Voltage Coefficient Vbus_Vco VBUS Vos vs Power Supply Vbus_PSRR Input Impedance VBUS Zin_Vbus MIN (Note 7) TYP MAX (Note 7) UNIT ISL28025FI60Z -20 1 20 mV ISL28025FI12Z, ISL28025FR12Z -5 0.25 5 mV ISL28025FI60Z; T = -40C to +125C 4 100 V/C ISL28025FI12Z, ISL28025FR12Z; T = -40C to +125C 1 100 V/C TEST CONDITIONS 50 ppm/V ISL28025FI60Z; VCC = 10% of VCC nominal 500 V/V ISL28025FI12Z, ISL28025FR12Z VCC = 10% of VCC nominal 125 V/V ISL28025FI60Z 600 k ISL28025FI12Z, ISL28025FR12Z 150 k AUX CHANNEL Usable AVXV Voltage Measurement Range Vauxv 0 VCC V 1LSB Step AUXV Voltage Step_auxv 100 VAUXV Offset Voltage Vauxv_vos 0.3 4 mV VAUXV Offset Voltage vs Temperature Vauxv_TC T = -40C to +125C 0.2 22 V/C VAUXV Vos vs Power Supply Vauxv_PSRR VCC = 10% of VCC nominal 1 mV/V Auxv Input Impedance Zin_auxv Input path selected 200 k Input path disabled 10 M 16 Bits V ADC PARAMETERS ADC Resolution Primary Shunt Voltage Gain Error T = -40C to +125C Primary Bus Voltage Gain Error T = -40C to +125C Aux Bus Voltage Gain Error T = -40C to +125C Differential Nonlinearity 0.05 0.25 % 0 60 ppm/C 0.05 0.25 % 10 70 ppm/C 0.05 0.25 % 10 65 ppm/C 1 LSB ADC TIMING ADC Conversion Time Resolution FN8388 Rev.5.00 Nov 9, 2017 ts Power-Up ADC[2:0] = 0h 64 70.4 s ADC[2:0] = 1h 128 140.8 s ADC[2:0] = 2h 256 281.6 s ADC[2:0] = 3h 512 563.2 s ADC[2:0] = 4, 5h 1.024 1.126 ms ADC[2:0] = 6, 7h 2.048 2.253 ms Page 8 of 52 ISL28025 Electrical Specifications TA = +25C, I2CVCC = VCC = 3.3V, VINP = VBUS = 12V, VSENSE = VINP - VINM = 80mV, Aux V = 3V, Conversion Time: Aux = Primary = 2.05ms, Internal AVG Aux = Primary = 128, unless otherwise specified. All voltages with respect to GND pin. Temperature limits established by characterization. (Continued) PARAMETER SYMBOL TEST CONDITIONS MIN (Note 7) TYP MAX (Note 7) UNIT 125 % of FS THRESHOLD DETECTORS Overvoltage (OV) VBUS Threshold Voltage Range Vbus_Thres_Rng[2:0] = ALL Overvoltage (OV) VBUS Threshold DAC Step Size Vbus_Thres_Rng[2:0] = ALL Undervoltage (UV) VBUS Threshold Voltage Range Vbus_Thres_Rng[2:0] = ALL Undervoltage (UV) VBUS Threshold DAC Step Size Vbus_Thres_Rng[2:0] = ALL VBUS Threshold Detector Full-Scale Settings ISL28025FI60Z VBUS Threshold Detector Full-Scale Settings ISL28025FI12Z, ISL28025FR12Z Over-Temperature Threshold Detector Range 25 1.56 0 % of FS 100 % of FS 1.56 % of FS Vbus_Thres_Rng[2:0] = 0; OT_SEL = 0 48 V Vbus_Thres_Rng[2:0] = 1; OT_SEL = 0 24 V Vbus_Thres_Rng[2:0] = 2; OT_SEL = 0 12 V Vbus_Thres_Rng[2:0] = 3; OT_SEL = 0 5 V Vbus_Thres_Rng[2:0] = 4; OT_SEL = 0 3.3 V Vbus_Thres_Rng[2:0] = 5; OT_SEL = 0 2.5 V Vbus_Thres_Rng[2:0] = 0; OT_SEL = 0 12 V Vbus_Thres_Rng[2:0] = 1; OT_SEL = 0 6 V Vbus_Thres_Rng[2:0] = 2; OT_SEL = 0 3 V Vbus_Thres_Rng[2:0] = 3; OT_SEL = 0 2.5 V Vbus_Thres_Rng[2:0] = 4; OT_SEL = 0 0.825 V Vbus_Thres_Rng[2:0] = 5; OT_SEL = 0 0.625 V OT_SEL = 1 -40 135 5 Over-Temperature Threshold Detector Resolution Error Overcurrent (OC) VSHUNT Threshold Voltage Range OCRNG = ALL Overcurrent (OC) VSHUNT Threshold DAC Step Size OCRNG = ALL VSHUNT Threshold Detector Full-Scale Settings 25 C C 125 % of FS 1.56 % of FS OCRNG = 0 80 mV OCRNG = 1 40 mV Resolution 8 Bits DNL 1 LSB 3 LSB MARGINING DAC, ANALOG OUTPUT (20 Pin QFN) INL MDAC[7:0] = 0 to 256 Gain Error DAC_MS[2:0] = 0 2.5 % Offset Error DAC_MS[2:0] = 0 2 mV Output Voltage FN8388 Rev.5.00 Nov 9, 2017 0.055 2*Vms V Page 9 of 52 ISL28025 Electrical Specifications TA = +25C, I2CVCC = VCC = 3.3V, VINP = VBUS = 12V, VSENSE = VINP - VINM = 80mV, Aux V = 3V, Conversion Time: Aux = Primary = 2.05ms, Internal AVG Aux = Primary = 128, unless otherwise specified. All voltages with respect to GND pin. Temperature limits established by characterization. (Continued) PARAMETER DAC Mid-Scale SYMBOL VMS TEST CONDITIONS MIN (Note 7) TYP MAX (Note 7) UNIT DAC_MS[2:0] = 0 0.4 V DAC_MS[2:0] = 1 0.5 V DAC_MS[2:0] = 2 0.6 V DAC_MS[2:0] = 3 0.7 V DAC_MS[2:0] = 4 0.8 V DAC_MS[2:0] = 5 0.9 V DAC_MS[2:0] = 6 1.0 V DAC_MS[2:0] = 7 1.2 V Slew Rate 1 V/s Output Current 1 mA Short-Circuit Current DAC_OUT = VCC 17 mA DAC_OUT = GND 4.2 mA Start-Up Time 100 s VOLTAGE REGULATOR SPECIFICATION Input Voltage at REG_IN 4.5 Output Regulation Voltage 3.18 60 V 3.3 3.35 V Line Regulation VIN 4.5V to 60V 53 150 V/V Load Regulation ILOAD = 3.3mA to 6mA 0.2 1.4 mV/mA 10 F Capacitance Drive 0.01 Output Short-Circuit T = -40Cto+125C 10 mA Maximum Load Current T = -40Cto+125C 6 mA 1 ms Start-Up Time TEMPERATURE SENSOR Temperature Sensor Measurement Range -40 Temperature Accuracy T = +25C 125 C +3.2 C Temperature Resolution 0.5 C Measurement Time 0.5 ms SMBus/I2C INTERFACE SPECIFICATIONS SMBDAT and SMBCLK Input Buffer Low Voltage VIL -0.3 0.3 x I2CVCC V SMBDAT and SMBCLK Input Buffer High Voltage VIH 0.7 x I2CVCC I2CVCC + 0.3 V SMBDAT and SMBCLK Input Buffer Hysteresis Hysteresis SMBDAT Output Buffer Low Voltage, Sinking 3mA VOL I2CVCC = 5V, IOL = 3mA SMBDAT and SMBCLK Pin Capacitance CPIN TA = +25C, f = 1MHz, I2CVCC = 5V, VIN = 0V, VOUT = 0V SMBCLK Frequency FN8388 Rev.5.00 Nov 9, 2017 fSMBCLK 0.05 x I2CVCC 0 0.02 V 0.4 V 10 pF 400 kHz Page 10 of 52 ISL28025 Electrical Specifications TA = +25C, I2CVCC = VCC = 3.3V, VINP = VBUS = 12V, VSENSE = VINP - VINM = 80mV, Aux V = 3V, Conversion Time: Aux = Primary = 2.05ms, Internal AVG Aux = Primary = 128, unless otherwise specified. All voltages with respect to GND pin. Temperature limits established by characterization. (Continued) MIN (Note 7) MAX (Note 7) UNIT Any pulse narrower than the maximum specification is suppressed 50 ns tAA SMBCLK falling edge crossing 30% of I2CVCC, until SMBDAT exits the 30% to 70% of I2CVCC window 900 ns Time the Bus Must be Free Before the Start of a New Transmission tBUF SMBDAT crossing 70% of I2CVCC during a STOP condition, to SMBDAT crossing 70% of I2CVCC during the following START condition 1300 ns Clock Low Time tLOW Measured at the 30% of I2CVCC crossing 1300 ns Clock High Time tHIGH Measured at the 70% of I2CVCC crossing 600 ns PARAMETER SYMBOL TEST CONDITIONS Pulse Width Suppression Time at SMBDAT and SMBCLK Inputs tIN SMBCLK Falling Edge to SMBDAT Output Data Valid TYP START Condition Set-Up Time tSU:STA SMBCLK rising edge to SMBDAT falling edge. Both crossing 70% of I2CVCC 600 ns START Condition Hold Time tHD:STA From SMBDAT falling edge crossing 30% of I2CVCC to SMBCLK falling edge crossing 70% of I2CVCC 600 ns Input Data Set-Up Time tSU:DAT From SMBDAT exiting the 30% to 70% of VCC window, to SMBCLK rising edge crossing 30% of I2CVCC 100 ns Input Data Hold Time tHD:DAT From SMBCLK falling edge crossing 30% of I2CVCC to SMBDAT entering the 30% to 70% of I2CVCC window 20 STOP Condition Set-Up Time tSU:STO From SMBCLK rising edge crossing 70% of I2CVCC, to SMBDAT rising edge crossing 30% of I2CVCC 600 ns STOP Condition Hold Time tHD:STO From SMBDAT rising edge to SMBCLK falling edge. Both crossing 70% of I2CVCC 600 ns Output Data Hold Time tDH From SMBCLK falling edge crossing 30% of I2CVCC, until SMBDAT enters the 30% to 70% of I2CVCC window 0 ns SMBDAT and SMBCLK Rise Time tR From 30% to 70% of I2CVCC 20 + 0.1 x Cb 300 ns SMBDAT and SMBCLK Fall Time tF From 70% to 30% of I2CVCC 20 + 0.1 x Cb 300 ns Capacitive Loading of SMBDAT or SMBCLK Cb Total on-chip and off-chip 10 400 pF SMBDAT and SMBCLK Bus Pull-Up Resistor Off-Chip RPU Maximum is determined by tR and tF For Cb = 400pF, max is about 2k ~ 2.5k. For Cb = 40pF, max is about 15k ~ 20k 1 900 ns k POWER SUPPLY Power Supply Voltage at VCC Vvcc Power Supply Voltage at I2CVCC Vi2cvcc Only ADC in Conversion mode FN8388 Rev.5.00 Nov 9, 2017 f = DC to 400kHz All other blocks are disabled 3.0 3.3 5.5 V 1.2 3.3 5.5 V 690 830 A Page 11 of 52 ISL28025 Electrical Specifications TA = +25C, I2CVCC = VCC = 3.3V, VINP = VBUS = 12V, VSENSE = VINP - VINM = 80mV, Aux V = 3V, Conversion Time: Aux = Primary = 2.05ms, Internal AVG Aux = Primary = 128, unless otherwise specified. All voltages with respect to GND pin. Temperature limits established by characterization. (Continued) PARAMETER SYMBOL MIN (Note 7) TEST CONDITIONS TYP MAX (Note 7) UNIT Only ADC in Idle Mode All other blocks are disabled 640 705 A Only Threshold Detectors All three detectors are active 760 945 A Fully Enabled Chip Current All functional blocks enabled 1000 1260 A Fully Disabled Chip Current All functional blocks disabled 5 15 A 35 A Voltage Regulator Ivreg_in Vreg_in = 4.5V to 60V; RLOAD = open 26 I2C Supply Current Ii2cvcc SMBCLK = 100kHz; I2CVCC = 3.3V 15 A I2C Idle Supply Current Ii2cvcc_pd Input signals are static 100 nA NOTE: 7. Parameters with MIN and/or MAX limits are 100% tested at +25C, unless otherwise specified. Compliance to datasheet limits is assured by one or more of the following methods: production test, characterization and design. Typical Performance Curves TA = +25C, VCC = 3.3V, VINP = VBUS = 12V, Auxv = 3V, conversion time; Aux = Primary = 2.05ms, Internal AVG Aux = Primary = 128, unless otherwise specified. 50 7 40 6 5 T = +125C VOS (V) 20 4 HITS T = -40C 30 3 10 0 -10 -20 2 T = +25C -30 1 -50 3.0 50.0 37.5 25.0 12.5 0 -12.5 -25.0 -37.5 -50.0 0 -40 3.5 4.0 VOS (V) FIGURE 3. PRIMARY VSHUNT VOS 4.5 VCC (V) 5.0 5.5 6.0 FIGURE 4. PRIMARY VSHUNT VOS vs VCC 8 80 7 60 6 40 VOS (V) HITS 5 4 3 VCC = 5V VCC = 3.3V 20 0 2 -20 0.300 0.225 0.150 0.075 0 -0.075 -0.150 -0.225 0 -0.300 1 -40 -60 VCC = 3V -40 -20 0 20 40 60 80 100 120 140 160 TEMPERATURE (C) VOS TC (V/C) FIGURE 5. PRIMARY VSHUNT VOS TC (-40C TO +125C) FN8388 Rev.5.00 Nov 9, 2017 FIGURE 6. PRIMARY VSHUNT VOS vs TEMPERATURE Page 12 of 52 ISL28025 Typical Performance Curves TA = +25C, VCC = 3.3V, VINP = VBUS = 12V, Auxv = 3V, conversion time; Aux = Primary = 2.05ms, Internal AVG Aux = Primary = 128, unless otherwise specified. (Continued) 6 500 400 5 300 200 CMRR (nV/V) HITS 4 3 2 100 0 -100 -200 -300 1 -500 -60 -40 500 375 250 125 0 -125 -250 -375 -500 -400 0 -20 0 130 15 125 10 120 5 115 CMRR (dB) VOS (V) 20 0 -5 -15 95 -20 90 32 40 48 56 64 TIME = 2.048ms TIME = 0.128ms 10 100 1k 10k 100k FREQUENCY (Hz) FIGURE 9. PRIMARY VSHUNT VOS vs CMV FIGURE 10. PRIMARY VSHUNT AC CMRR vs FREQUENCY 95 TO CMV = 60V 75 65 55 VINPUT = 80mVP-P SINE WAVE FREQUENCY = 100Hz ADC TIMING = 64s 45 -70 -60 -50 -40 -30 -20 -10 CMV (mV) FIGURE 11. PRIMARY VSHUNT COMMON-MODE RANGE FN8388 Rev.5.00 Nov 9, 2017 0 ABS (CHANGE IN VOLTAGE) (mV) 180 85 VMEAS (mVP-P) TIME = 0.256ms TIME = 0.64ms CMV (V) 35 -80 100 120 140 160 TIME = 1.024ms TIME = 0.512ms 105 100 24 80 110 -10 16 60 FIGURE 8. PRIMARY VSHUNT CMRR vs TEMPERATURE (CMV = 0V TO 60V) FIGURE 7. PRIMARY VSHUNT CMRR, CMV = (0V TO 60V) 8 40 TEMPERATURE (C) PRIMARY CMRR (nV/V) 0 20 160 140 SMBALERT2 SOURCE 120 100 80 SMBALERT1 SINK 60 40 20 0 0.01 SMBALERT2 SINK 0.1 1 10 CURRENT LOAD (mA) FIGURE 12. SMBALERT CURRENT DRIVES Page 13 of 52 ISL28025 Typical Performance Curves TA = +25C, VCC = 3.3V, VINP = VBUS = 12V, Auxv = 3V, conversion time; Aux = Primary = 2.05ms, Internal AVG Aux = Primary = 128, unless otherwise specified. (Continued) 6 8 7 5 6 4 HITS HITS 5 4 3 3 2 2 0 -0.20 -0.18 -0.16 -0.14 -0.12 -0.10 -0.08 -0.06 -0.04 -0.02 0.00 0.02 0.04 0.06 0.08 0.10 0.12 0.14 0.16 0.18 0.20 0 -50 -45 -40 -35 -30 -25 -20 -15 -10 -5 0 5 10 15 20 25 30 35 40 45 50 1 1 VSHUNT GAIN ERROR TC (ppm/C) GAIN ERROR (%) FIGURE 14. PRIMARY VSHUNT ADC GAIN ERROR TC FIGURE 13. PRIMARY VSHUNT ADC GAIN ERROR 0.5 0.5 0.4 MEASUREMENT ERROR (%) MEASUREMENT ERROR (%) 0.4 VCC = 3V + 3.3V 0.3 0.2 0.1 0 -0.1 -0.2 -0.3 VCC = 5V -0.4 -0.5 -0.08 -0.06 VCC = 3.3V 0.3 0.2 0.1 0 -0.1 -0.2 -0.3 -0.4 -0.04 -0.02 0 0.02 0.04 0.06 -0.5 -60 -40 0.08 -20 0 VINPUT (V) 1 80 TIME = 0.64ms TIME = 0.256ms TIME = 0.512ms TIME = 1.024ms PRIMARY VBUS -5 -7 -9 -11 TIME = 2.048ms -13 -13 100 1k 10k 100k FREQUENCY (Hz) FIGURE 17. PRIMARY VSHUNT BANDWIDTH vs ADC TIMING FN8388 Rev.5.00 Nov 9, 2017 PRIMARY VSHUNT -3 TIME = 0.128ms -15 10 100 120 140 160 TIME = 0.64ms -1 GAIN (dB) GAIN (dB) -11 60 1 50mVP-P SINE WAVE -3 -9 40 FIGURE 16. PRIMARY VSHUNT MEASUREMENT ERROR vs TEMPERATURE -1 -7 20 TEMPERATURE (C) FIGURE 15. PRIMARY VSHUNT MEASUREMENT ERROR vs INPUT -5 VCC = 3V VCC = 5V -15 10 100 1k 10k 100k FREQUENCY (Hz) FIGURE 18. PRIMARY VSHUNT AND VBUS vs FREQUENCY Page 14 of 52 ISL28025 Typical Performance Curves TA = +25C, VCC = 3.3V, VINP = VBUS = 12V, Auxv = 3V, conversion time; Aux = Primary = 2.05ms, Internal AVG Aux = Primary = 128, unless otherwise specified. (Continued) 10 20 VINPUT = 25mV 9 8 10 7 5 4 3 T = +125C 5 VOS (mV) 6 HITS VINPUT = 25mV 15 0 -5 T = -40C T = +25C -10 2 20 15 10 5 0 -5 -20 3.0 -10 0 -15 -15 -20 1 3.5 5.0 5.5 6.0 FIGURE 20. PRIMARY VBUS VOS vs VCC 20 12 VINPUT = 25mV 15 10 8 5 VOS (mV) 6 VCC = 3.3V VCC = 3V 10 0 -5 4 VCC = 5V -10 2 100 75 50 25 0 -25 -50 -75 -15 -100 0 4.5 VCC (V) FIGURE 19. PRIMARY VBUS VOS HITS 4.0 VOS (mV) -20 -60 VINPUT = 25mV -40 -20 0 20 40 60 80 100 120 140 160 TEMPERATURE (C) VOS TC (V/C) FIGURE 22. PRIMARY VBUS VOS vs TEMPERATURE FIGURE 21. PRIMARY VBUS VOS TC 8 6 7 ISL28025-12 (1V TO 16V) 5 ISL28025-60 (12V TO 60V) ISL28025-12 (1V TO 16V) 6 ISL28025-60 (12V TO 60V) 4 HITS HITS 5 4 3 3 2 1 0 0 -0.20 -0.18 -0.16 -0.14 -0.12 -0.10 -0.08 -0.06 -0.04 -0.02 0.00 0.02 0.04 0.06 0.08 0.10 0.12 0.14 0.16 0.18 0.20 1 GAIN ERROR (%) FIGURE 23. PRIMARY VBUS ADC GAIN ERROR FN8388 Rev.5.00 Nov 9, 2017 -50 -45 -40 -35 -30 -25 -20 -15 -10 -5 0 5 10 15 20 25 30 35 40 45 50 2 GAIN ERROR TC (ppm/C) FIGURE 24. PRIMARY VBUS ADC GAIN ERROR TC Page 15 of 52 ISL28025 Typical Performance Curves TA = +25C, VCC = 3.3V, VINP = VBUS = 12V, Auxv = 3V, conversion time; Aux = Primary = 2.05ms, Internal AVG Aux = Primary = 128, unless otherwise specified. (Continued) 0.7 0.7 MEASUREMENT ERROR (%) 0.5 MEASUREMENT ERROR (%) VCC (12) = 3V VCC (60) = 3V 0.3 0.1 -0.1 VCC (12) = 3.3V VCC (60) = 3.3V -0.3 VCC (12) = 5V -0.5 -0.7 VCC (60) = 5V 0 8 16 24 32 40 48 56 VCC (60) = 3V VCC (12) = 3.3V 0.5 VCC (12) = 3V 0.3 0.1 -0.1 VCC (60) = 3.3V -40 -20 0 FIGURE 25. PRIMARY VBUS MEASUREMENT ERROR vs INPUT 100 120 140 160 TIME = 0.64ms -3 TIME = 0.256ms TIME = 0.512ms GAIN (dB) TIME = 0.128ms -5 GAIN (dB) 80 -1 TIME = 0.64ms -3 TIME = 1.024ms AUX VBUS -5 -7 -9 -11 TIME = 2.048ms -13 -13 -15 10 100 1k FREQUENCY (Hz) 10k -15 100k 10 100 1k 10k 100k FREQUENCY (Hz) FIGURE 27. AUXILIARY VBUS BANDWIDTH vs ADC TIMING FIGURE 28. AUXILIARY VSHUNT AND VBUS vs FREQUENCY 12 2.0 VINPUT = 25mV VINPUT = 25mV 1.5 10 1.0 VOS (mV) 8 HITS 60 1 -1 -11 40 FIGURE 26. PRIMARY VBUS MEASUREMENT ERROR vs TEMPERATURE 1 -9 20 TEMPERATURE (C) VINPUT (V) -7 VCC (60) = 5V -0.5 -0.7 -60 64 VCC (12) = 5V -0.3 6 4 T = +125C 0.5 T = -40C T = +25C 0 -0.5 -1.0 2 VOS (mV) FIGURE 29. AUXILIARY VBUS VOS FN8388 Rev.5.00 Nov 9, 2017 5.00 3.75 2.50 1.25 0 -1.25 -2.50 -3.75 -5.00 0 -1.5 -2.0 3.0 3.5 4.0 4.5 5.0 5.5 6.0 VCC (V) FIGURE 30. AUXILIARY VBUS VOS vs VCC Page 16 of 52 ISL28025 Typical Performance Curves TA = +25C, VCC = 3.3V, VINP = VBUS = 12V, Auxv = 3V, conversion time; Aux = Primary = 2.05ms, Internal AVG Aux = Primary = 128, unless otherwise specified. (Continued) 12 2.0 VINPUT = 25mV 10 1.5 VCC = 3V 1.0 VOS (mV) HITS 8 6 4 VCC = 3.3V 0.5 0 -0.5 -1.0 2 VCC = 5V -2.0 -60 20 15 10 5 0 -5 -10 -20 0 -15 -1.5 -40 -20 0 VOS TC (V/C) 4.0 3.5 3.5 3.0 3.0 2.5 2.5 HITS 4.0 2.0 1.5 1.0 1.0 0.5 0.5 0 0 VAUXSHUNT GAIN ERROR TC (ppm/C) 0.5 0.4 0.4 MEASUREMENT ERROR (%) MEASUREMENT ERROR (%) FIGURE 34. AUXILIARY VBUS ADC GAIN ERROR TC 0.5 VCC = 3.3V 0.1 0 -0.1 VCC = 5V -0.2 -0.3 -0.4 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 AUX V (V) FIGURE 35. AUXILIARY VBUS MEASUREMENT ERROR vs INPUT FN8388 Rev.5.00 Nov 9, 2017 100 120 140 160 -50 -45 -40 -35 -30 -25 -20 -15 -10 -5 0 5 10 15 20 25 30 35 40 45 50 GAIN ERROR (%) FIGURE 33. AUXILIARY VBUS ADC GAIN ERROR -0.5 80 2.0 1.5 -0.20 -0.18 -0.16 -0.14 -0.12 -0.10 -0.08 -0.06 -0.04 -0.02 0.00 0.02 0.04 0.06 0.08 0.10 0.12 0.14 0.16 0.18 0.20 HITS 4.5 0.2 60 FIGURE 32. AUXILIARY VBUS VOS vs TEMPERATURE 4.5 VCC = 3V 40 TEMPERATURE (C) FIGURE 31. AUXILIARY VBUS VOS TC 0.3 VINPUT = 25mV 20 VCC = 3.3V 0.3 0.2 0.1 0 -0.1 VCC = 5V VCC = 3V -0.2 -0.3 -0.4 -0.5 -60 -40 -20 0 20 40 60 80 100 120 140 160 TEMPERATURE (C) FIGURE 36. AUXILIARY VBUS MEASUREMENT ERROR vs TEMPERATURE Page 17 of 52 ISL28025 Typical Performance Curves TA = +25C, VCC = 3.3V, VINP = VBUS = 12V, Auxv = 3V, conversion time; Aux = Primary = 2.05ms, Internal AVG Aux = Primary = 128, unless otherwise specified. (Continued) 80 MODE = Nrml + OC 70 MODE = Nrml + UV 1000 800 600 400 MODE = Nrml MODE = Nrml + OV 200 SUPPLY CURRENT (A) SUPPLY CURRENT (A) 1200 60 50 40 MODE = ADC PD, MODE = PD 30 20 10 0 -60 -40 -20 0 20 40 60 80 0 -60 -40 100 120 140 160 -20 0 20 TEMPERATURE (C) FIGURE 37. SUPPLY CURRENT vs TEMPERATURE 1000 100 120 140 160 6 600 400 MODE = Nrml MODE = Nrml + OV 5 MODE = ADC PD, MODE = PD 4 3 2 1 200 0 3.0 3.5 4.0 4.5 5.0 5.5 0 3.0 6.0 3.5 4.0 4.5 TEMPERATURE (C) 5.5 6.0 FIGURE 40. SUPPLY CURRENT vs SUPPLY VOLTAGE (POWER-DOWN MODES) 0 -8.8 -0.05 MODE = Nrml -9.2 -9.4 MODE = Nrml + OC -9.6 BIAS CURRENT (A) -8.6 -9.0 5.0 VCC (V) FIGURE 39. SUPPLY CURRENT vs SUPPLY VOLTAGE BIAS CURRENT (A) 80 7 MODE = Nrml + OC MODE = Nrml + UV 800 -9.8 -60 60 FIGURE 38. POWER-DOWN SUPPLY CURRENT vs TEMPERATURE SUPPLY CURRENT (A) SUPPLY CURRENT (A) 1200 40 TEMPERATURE (C) MODE = PD, MODE = ADCPD -0.10 -0.15 -0.20 -0.25 -40 -20 0 20 40 60 80 100 120 140 160 TEMPERATURE (C) FIGURE 41. PRIMARY VSHUNT BIAS CURRENT vs TEMPERATURE FN8388 Rev.5.00 Nov 9, 2017 -0.30 -60 -40 -20 0 20 40 60 80 100 120 140 160 TEMPERATURE (C) FIGURE 42. PRIMARY VSHUNT BIAS CURRENT vs TEMPERATURE (POWER-DOWN MODE) Page 18 of 52 ISL28025 Typical Performance Curves 40 5 20 0 OFFSET CURRENT (nA) OFFSET CURRENT (nA) TA = +25C, VCC = 3.3V, VINP = VBUS = 12V, Auxv = 3V, conversion time; Aux = Primary = 2.05ms, Internal AVG Aux = Primary = 128, unless otherwise specified. (Continued) 0 -20 MODE = Nrml + OC -40 -60 MODE = Nrml -80 -100 MODE = ADCPD -5 MODE = PD -10 -15 -20 -25 -30 -120 -140 -60 -40 -35 -20 0 20 40 60 80 100 120 140 160 -60 -40 -20 0 0 BIAS CURRENT (A) BIAS CURRENT (A) -2 -4 -6 MODE = Nrml + OC MODE = Nrml -8 -10 80 100 120 140 160 MODE = ADC PD -0.001 -0.002 -0.003 -0.004 MODE = PD -0.005 -0.006 0 8 16 24 32 CMV (V) 40 48 56 -0.007 0 64 FIGURE 45. PRIMARY VSHUNT BIAS CURRENT vs COMMON-MODE VOLTAGE 5 1.0 0 0.8 -5 0.6 -10 MODE = Nrml + OC -15 -20 MODE = Nrml -25 -30 -35 8 16 8 16 24 32 CMV (V) 40 48 56 64 FIGURE 47. PRIMARY VSHUNT OFFSET CURRENT vs COMMON-MODE VOLTAGE FN8388 Rev.5.00 Nov 9, 2017 32 CMV (V) 40 48 56 64 0.4 MODE = PD 0.2 0 -0.2 -0.4 -0.6 MODE = ADC PD -0.8 0 24 FIGURE 46. PRIMARY VSHUNT BIAS CURRENT vs COMMON-MODE VOLTAGE (POWER-DOWN MODES) OFFSET CURRENT (nA) OFFSET CURRENT (nA) 60 0.001 0 -40 40 FIGURE 44. PRIMARY VSHUNT BIAS CURRENT OFFSET vs TEMPERATURE (POWER-DOWN MODE) FIGURE 43. PRIMARY VSHUNT BIAS CURRENT OFFSET vs TEMPERATURE -12 20 TEMPERATURE (C) TEMPERATURE (C) -1.0 0 8 16 24 32 CMV (V) 40 48 56 64 FIGURE 48. PRIMARY VSHUNT OFFSET CURRENT vs COMMON-MODE VOLTAGE (POWER DOWN MODES) Page 19 of 52 ISL28025 Typical Performance Curves TA = +25C, VCC = 3.3V, VINP = VBUS = 12V, Auxv = 3V, conversion time; Aux = Primary = 2.05ms, Internal AVG Aux = Primary = 128, unless otherwise specified. (Continued) 3.50 5 3.45 VREG OUTPUT (V) 6 HITS 4 3 2 ILOAD = 6mA 3.40 3.35 3.30 ILOAD = 0mA 3.25 3.20 -60 3.40 3.39 3.38 3.37 3.36 3.35 3.34 3.33 3.32 3.31 3.30 3.29 3.28 3.27 3.26 3.25 3.24 3.23 3.22 3.21 3.20 1 0 ILOAD = 3mA -40 -20 0 20 40 60 80 100 120 140 160 TEMPERATURE (C) VREG (V) FIGURE 50. VREG OUTPUT vs TEMPERATURE FIGURE 49. VREG OUTPUT VOLTAGE DISTRIBUTION 3.40 0 3.38 -5 VREG CHANGE (mV) VREG OUTPUT (V) 3.36 3.34 3.32 3.30 3.28 3.26 3.24 -10 -15 -20 3.22 3.20 0 8 16 24 32 40 VREG INPUT (V) 48 56 -25 0.1 64 7 7 6 6 IREG (A) IREG (A) 8 5 5 4 4 3 3 8 16 24 32 40 48 56 VREG INPUT VOLTAGE (V) FIGURE 53. VREG INPUT CURRENT vs INPUT VOLTAGE FN8388 Rev.5.00 Nov 9, 2017 100 FIGURE 52. VREG OUTPUT vs CURRENT LOAD 8 0 10 ILOAD (mA) FIGURE 51. VREG OUTPUT vs INPUT VOLTAGE 2 1 64 2 -60 -40 -20 0 20 40 60 80 100 120 140 TEMPERATURE (C) FIGURE 54. VREG INPUT CURRENT vs TEMPERATURE Page 20 of 52 160 ISL28025 Typical Performance Curves TA = +25C, VCC = 3.3V, VINP = VBUS = 12V, Auxv = 3V, conversion time; Aux = Primary = 2.05ms, Internal AVG Aux = Primary = 128, unless otherwise specified. (Continued) 5 5 VCC = 3V VCC = 5V VCC = 3.3V TEMPERATURE (C) TEMPERATURE (C) 3 3 2 Teqn_3.3 = 1.681*10-10 * Tmeas5 - 7.98 * 10-8 * Tmeas4 - 2.2* 10-6 * Tmeas3 + 3.834* 10-4 * Tmeas2 + 1.003 * Tmeas1 + 3.068 1 0 VCC = 3V -1 -2 T = +125C 4 4 2 1 T = +25C 0 -1 T = -40C -2 -3 -4 -5 -60 -40 -20 0 20 40 60 80 TEMPERATURE (C) 100 120 140 160 3.0 3.5 4.0 4.5 VCC (V) 5.0 5.5 6.0 FIGURE 56. INTERNAL TEMPERATURE ACCURACY vs VCC FIGURE 55. INTERNAL TEMPERATURE SENSOR ACCURACY 8 7 6 INPUT HITS 5 4 SMBALERT 3 2 5.00 3.75 2.50 1.25 0 -1.25 -2.50 -3.75 0 -5.00 1 -0.3 -0.1 0.1 0.3 0.5 0.7 0.9 1.1 1.3 1.5 TIME (s) TEMPERATURE (C) FIGURE 57. INTERNAL TEMPERATURE ACCURACY AT T = +25C FIGURE 58. OV OR UV OR OC ALERT RESPONSE TIME 500 SAMPLE SIZE = 1024 70 60 50 40 30 20 10 0 50 250 450 650 850 1050 1250 1450 1650 1850 2050 ADC TIMING (s) FIGURE 59. PRIMARY SHUNT STABILITY: STDEV vs ACQUISITION TIME FN8388 Rev.5.00 Nov 9, 2017 RANGE OF MEASUREMENT (V) SIGMA OF MEASUREMENT (V) 80 SAMPLE SIZE = 1024 450 400 350 300 250 200 150 100 50 0 50 250 450 650 850 1050 1250 1450 1650 1850 2050 ADC TIMING (s) FIGURE 60. PRIMARY SHUNT STABILITY: RANGE vs ACQUISITION TIME Page 21 of 52 ISL28025 Typical Performance Curves TA = +25C, VCC = 3.3V, VINP = VBUS = 12V, Auxv = 3V, conversion time; Aux = Primary = 2.05ms, Internal AVG Aux = Primary = 128, unless otherwise specified. (Continued) 35 SAMPLE SIZE = 1024 ADC TIMING = 2.048ms 10 8 6 4 2 0 RANGE OF MEASUREMENT (V) SIGMA OF MEASUREMENT (V) 12 25 20 15 10 5 0 0 40 80 120 160 200 240 280 320 360 400 440 480 520 INTERNAL AVERAGING FIGURE 61. PRIMARY SHUNT STABILITY: STDEV vs INTERNAL AVERAGING Functional Description Overview The ISL28025 is a digital current, voltage and power monitoring device for high and low-side power monitoring in positive and negative voltage applications. The Digital Power Monitor (DPM) requires an external shunt resistor to enable current measurements. The shunt resistor translates the bus current to a voltage. The DPM measures the voltage across the shunt resistors and reports the measured value out digitally using an I2C interface. A register within the DPM is reserved to store the value of the shunt resistor. The stored current sense resistor value allows the DPM to output a current value to an external digital device. The ISL28025 can monitor the voltage, current and power of a power supply rail. The ISL28025 has an additional low voltage read to measure a voltage after the rail has been regulated. The primary channel will allow and measure voltages from 0V to 60V or from 0V to 16.384V, depending on the option of the ISL28025. The auxiliary channel can tolerate and measure voltage from 0V to VCC. The ISL28025 has continuous fault detection for the primary channel. The DPM can be configured to set an alert in the instance of an overvoltage, undervoltage and/or overcurrent event. The response time of the alert is 500ns from the event. The ISL28025 has a temperature sensor with fault detection. An 8-bit margin DAC, controllable through I2C communication, is incorporated into the DPM. The voltage margining feature allows for the adjustment of the regulated voltage to the load. The margin DAC can help in proving the load robustness versus the applied supply voltage. The ISL28025 offers a 3.3V voltage regulator that can be used to power the chip in addition to low power peripheral circuitry. The DPM has an I2C power pin that allows the I2C master to set the FN8388 Rev.5.00 Nov 9, 2017 SAMPLE SIZE = 1024 ADC TIMING = 2.048ms 30 0 40 80 120 160 200 240 280 320 360 400 440 480 520 INTERNAL AVERAGING FIGURE 62. PRIMARY SHUNT STABILITY: RANGE vs INTERNAL AVERAGING digital communication supply voltage to the chip. The operating supply voltage for the DPM ranges from 3V to 5.5V. The device will accept I2C supply voltages between 1.2V and 5.5V. The ISL28025 accepts SMBus protocols up to 3.4MHz. The device is PMBus compliant up to 400MHz. The device has Packet Error Code (PEC) functionality. The PEC protocol uses an 8-bit Cyclic Redundance Check (CRC-8) represented by the polynomial x8+x2+x1+1. The ISL28025 can be configured for up to 55 unique slave addresses using three address select bits. The large amount of addressing allows 55 parts to communicate on a single I2C bus. It also gives the designer the flexibility to select a unique address when another slave address conflicts with the DPM on the same I2C bus. Functional Pin Descriptions VBUS VBUS is the power bus voltage input pin. The pin should be connected to the desired power supply bus to be monitored. The voltage range for the pin is from 0V to 60V or 0V to 16V depending on the ISL28025 version. VINP VINP is the shunt voltage monitor positive input pin. The pin connects to the most positive voltage of the current shunt resistor. The voltage range for the pin is from 0V to 60V or 0V to 16V depending on the ISL28025 version. The maximum measurable voltage differential between VINP and VINM is 80mV. VINM VINM is the shunt voltage monitor negative input pin. The pin connects to the most negative voltage of the current shunt resistor. The voltage range for the pin is from 0V to 60V or 0V to 16V depending on the ISL28025 version. The maximum measurable voltage differential between VINP and VINM is 80mV. Page 22 of 52 ISL28025 AUXV AUXV is the power bus voltage input pin. The pin should be connected to the desired power supply bus to be monitored. The voltage range for the pin is from 0V to VCC. VCC VCC is the positive supply voltage pin. VCC is an analog power pin. VCC supplies power to the device. The allowable voltage range is from 3V to 5.5V. I2CVCC I2CVCC is the positive supply voltage pin. I2CVCC is an analog power pin. I2CVCC supplies power to the digital communication circuitry, I2C, of the device. The allowable voltage range is from 1.2V to 5.5V. GND GND is the device ground pin. For single supply systems, the pin connects to system ground. For dual supply systems, the pin connects to the negative voltage supply in the system. VREG_IN VREG_IN is the voltage regulator input pin. The operable input voltage range to the regulator is 4.5V to 60V. VREG_OUT VREG_OUT is the voltage regulator output pin. The regulated output voltage of 3.3V is sourced from the VREG_OUT pin. DAC_OUT (20PIN QFN) DAC_OUT is the margin DAC output pin. The output of the DAC voltage ranges from 0V to 2.4V. The voltage DAC is controlled through internal registers. There are four selectable levels for the address pins, I2CVCC, GND, SCL/SMBCLK and SDA/SMBDAT. See Table 48 on page 40 for more details in setting the slave address of the device. SMBDAT SDA/SMBDAT is the serial data input/output pin. SDA/SMBDAT is a bidirectional pin used to transfer data to and from the device. The pin is an open-drain output and may be wired with other open-drain/collector outputs. The input buffer is always active (not gated). The open-drain output requires a pull-up resistor for proper functionality. The pull-up resistor should be connected to I2CVCC of the device. SMBCLK SCL/SMBCLK is the serial clock input pin. The SCL/SMBCLK input is responsible for clocking in all data to and from the device. The input buffer on the pin is always active (not gated). The input pin requires a pull-up resistor to I2CVCC of the device. SMBALERT PINS (SMBALERT1, SMBALERT2) The SMBALERT pins are output pins. The SMBALERT1 is an open-drain output and requires a pull-up resistor to a power supply up to 24V. The SMBALERT2 has a push/pull output stage. The SMBALERT pins are fault acknowledgment pins. The pin can be connected to peripheral circuitry to halt operations when a fault event occurs. ECLK (16 PIN WLCSP) ECLK is the External clock pin. ECLK is an input pin. The pin provides a connection to the system clock. The system clock is connected to the ADC. The acquisitions rate of the ADC can be varied through the ECLK pin. The pin functionality is set through a control register bit. ADDRESS PINS (A0, A1, A2) A0, A1 and A2 are address selectable pins. The address pins are I2C/SMBus slave address select pins that are multilogic programmable for a total of 55 different address combinations. TABLE 2. ISL28025 REGISTER DESCRIPTIONS REGISTER ADDRESS (HEX) REGISTER NAME FUNCTION POWER ON RESET VALUE (HEX) NUMBER ACCESS OF BYTES TYPE PAGE IC DEVICE DETAILS 19 CAPABILITY PMBus Supportability B0 1 R 26 20 VOUT_MODE Describes the ADC Read Back Format 40 1 R 26 99 PMBUS_REV PMBus Revision 22 1 R 26 AD IC_DEVICE_ID Device ID 49534C3238303235 8 R 26 AE IC_DEVICE_REV Device Revision and Silicon Version 000002 3 R 26 GLOBAL IC CONTROLS 12 RESTORE_DEFAULT_ALL Soft Reset N/A 0 W 27 01 OPERATION Turns the Device On and Off 80 1 R/W 27 PRIMARY AND AUXILIARY CHANNEL CONTROLS D2 SET_DPM_MODE Configures the ISL28025 0A 1 R/W 27 D3 DPM_CONV_STATUS Indicates the Status of a Conversion N/A 1 R 28 D4 CONFIG_ICHANNEL Shunt Inputs (Primary and Auxiliary) Configuration 0387 2 R/W 28 FN8388 Rev.5.00 Nov 9, 2017 Page 23 of 52 ISL28025 TABLE 2. ISL28025 REGISTER DESCRIPTIONS (Continued) REGISTER ADDRESS (HEX) REGISTER NAME FUNCTION POWER ON RESET VALUE (HEX) NUMBER ACCESS OF BYTES TYPE PAGE 38 IOUT_CAL_GAIN Calibration that Enables Primary Current Measurements 0000 2 R/W 29 D5 CONFIG_VCHANNEL Bus Inputs (Primary and Auxiliary) Configuration 0387 2 R/W 29 D7 CONFIG_PEAK_DET Enables Primary Channel Current Peak Detector 00 1 R/W 29 MEASUREMENT REGISTERS D6 READ_VSHUNT_OUT Primary Shunt Measurement Value 0000 2 R 30 8B READ_VOUT Primary Bus Measurement Value 0000 2 R 30 8C READ_IOUT Primary Current Measurement Value 0000 2 R 30 D8 READ_PEAK_MIN_IOUT Primary Current Maximum Measurement Value 7FFF 2 R 30 D9 READ_PEAK_MAX_IOUT Primary Current Minimum Measurement Value 8001 2 R 30 96 READ_POUT Primary Power Measurement Value 0000 2 R 30 E1 READ_VOUT_AUX Auxiliary Bus Measurement Value 0000 2 R 30 8D READ_TEMPERATURE_1 Internal Temperature Measurement Value 0000 2 R 30 003F 2 R/W 31 00 1 R/W 31 THRESHOLD DETECTORS DA VOUT_OV_THRESHOLD_SET Overvoltage/Over-Temperature Threshold Configuration DB VOUT_UV_THRESHOLD_SET Undervoltage Threshold Configuration DC IOUT_OC_THRESHOLD_SET Overcurrent Threshold Configuration 003F 2 R/W 32 DD CONFIG_INTR Configure the Behavior of the Interrupts 0000 2 R/W 34 DE FORCE_FEEDTHR_ALERT Configure the Path of the Interrupt Signal 00 1 R/W 35 1B SMBALERT_MASK Alert Mask for the SMBALERT1 Pin N/A 2 R/W 37 DF SMBALERT2_MASK Alert Mask for the SMBALERT2 Pin N/A 1 R/W 37 03 CLEAR_FAULTS Clears All Faults N/A 0 W 35 7A STATUS_VOUT Alert Bits Related to the Primary Bus 00 1 R/W 35 SMB ALERT 7B STATUS_IOUT Alert Bit Related to the Primary Shunt 00 1 R/W 35 7D STATUS_TEMPERATURE Alert Bit Related to Temperature 00 1 R/W 35 7E STATUS_CML Alert Bits Related to Communication Errors 00 1 R/W 36 78 STATUS_BYTE Alert Bits Related to Temperature and Device Status 00 1 R/W 36 79 STATUS_WORD Alert Bits Related to all Primary Inputs 0000 2 R/W 36 VOLTAGE MARGIN -- DAC OUT (20 Pin QFN) E4 CONFIG VOL MARGIN Configures the Margin DAC 00 1 R/W 37 E3 SET VOL MARGIN Value to Load the Margin DAC 80 1 R/W 37 00 1 R/W 37 EXTERNAL CLOCK CONTROL (16 Pin WLCSP) E5 CONFIG_EXT_CLK FN8388 Rev.5.00 Nov 9, 2017 Configures External Clock; Enable/Disable SMBALERT2 Page 24 of 52 ISL28025 Communication Protocol Public Function crc8Decode(binStr As String) As Byte Dim crc8(0 To 7) As Byte, index As Byte, doInvert As Byte The DPM chip communicates with the host using PMBus commands. PMBus command structure is an industry SMBus standard for communicating with power supplies and converters. All communications to and from the chip use the SMBCLK and SMBDAT to communicate to the DPM master. The SMB pins require a pull-up resistor to enable proper operation. The default logic state of the communication pins are high when the bus is in an idle state. The input to the subroutine is a binary string consisting of the slave address, the register address and data inputted to or received from the part. Anything inputted into or received from the device is part of the binary string (binStr) to be calculated by this routine. Clear the crc8 variable. This variable is used to return the PEC value. For index = 0 To UBound(crc8) crc8(index) = 0 Next index index = 0 While index <> (Len(binStr)) index = index + 1 The SMBus standard is a variant of the I2C communication standard with minor differences with timing and DC parameters. SMBus supports Packet Error Corrections (PEC) for data integrity certainty. The PMBus is the standardization of the SMBus register designation. The standardization is specific to power and converter devices. The If statement below reads the binary value of each bit in the binary string (binStr). If Mid(binStr, index, 1) = "1" Then doInvert = 1 Xor crc8(7) Else doInvert = 0 Xor crc8(7) End If The DPM employs the following command structures from the I2C communication standard. 1. Send Byte crc8(7) = crc8(6) crc8(6) = crc8(5) crc8(5) = crc8(4) crc8(4) = crc8(3) crc8(3) = crc8(2) crc8(2) = crc8(1) Xor doInvert crc8(1) = crc8(0) Xor doInvert crc8(0) = doInvert Wend crc8Decode = 0 For index = 0 To 7 'This assembles the crc8 value in byte form. crc8Decode = crc8(index) * 2 ^ index + crc8Decode Next index `crc8Decode is returned from this routine. End Function 2. Write Byte/Word 3. Read Byte/Word 4. Read Block 5. Write Block Packet Error Correction (PEC) PEC is often used in environments where data being transferred to and from the device can be compromised. Applications where the device is connected by way of a cable is common use of PEC. The cable's integrity may be compromised resulting in error transactions between the master and the device. The ISL28025 uses an 8-bit cyclic redundance check (CRC-8). Figure 63 shows an example of a flow algorithm for CRC-8 protocol. 1 S 7 1 Slave Address FIGURE 63. ALGORITHM TO CALCULATE A CRC8 (PEC) BYTE VALUE 1 1 8 1 1 S Start Condition Wr A Command Code A P Sr Repeated Start Condition Rd Read (bit value of 1) Wr Write (bit value of 0) X Shown under a field indicates that field is required to have the value of "x" A Acknowledge (this bit position may be "0" for an ACK or "1" for a NACK) P Stop Condition Send Byte Protocol 1 S 7 Slave Address 1 Wr 1 A 8 1 Command Code A 8 PEC 1 A 1 P Send Byte Protocol with PEC 1 7 1 1 8 1 8 1 1 S Slave Address Wr A Command Code A A Data Byte A P Write Byte Protocol 1 7 1 1 8 1 1 8 1 1 S Slave Address Wr A Command Code A Data Byte A PEC A P 8 PEC Packet Error Code Write Byte Protocol with PEC Master-to-Slave 1 7 1 1 8 1 1 7 1 1 8 1 1 S Slave Address Wr A Command Code A S Slave Address Rd A Data Byte A P 1 Read Byte Protocol 1 S 7 1 1 8 1 1 1 1 Slave Address Wr A Command Code A S Slave Address Rd A Read Byte Protocol with PEC 8 Data Byte Slave-to-Master ... 1 A 8 PEC Continuation of Protocol 1 1 A P 1 FIGURE 64. READ/WRITE SMBus PROTOCOLS WITH AND WITHOUT PEC NOTE: Diagrams copied from a SMBus specification document. The document can be found at http://smbus.org/specs/ FN8388 Rev.5.00 Nov 9, 2017 Page 25 of 52 ISL28025 FIGURE 65. BLOCK READ SMBUS PROTOCOLS WITH AND WITHOUT PEC. NOTE: Diagrams copied from SMBus specification document. The document can be found at http://smbus.org/specs/ IC Device Details 0X99 PMBUS REV (R) 0X19 CAPABILITY (R) The PMBUS Rev register is a readable byte register that describes the PMBUS revision that the DPM is compliant to. The capability register is a read only byte register that describes the supporting communication standard by the DPM chip. TABLE 3. 0x19 CAPABILITY REGISTER DEFINITION BIT NUMBER D7 D[6:5] D4 D[3:0] Bit Name PEC Max Bus Speed SMB Alert Support N/A Default Value 1 01 1 0000 The DPM chip supports Packet Error Correction (PEC) protocol. The maximum PMBus bus speed that the DPM supports is 400kHz. The DPM supports a higher speed option that is not compliant to the PMBus standard. The higher speed option is discussed later in the datasheet. The DPM chip has SMB alert pins, which supports SMB alert commands. 0X20 VOUT MODE (R) The VOUT Mode register is a readable byte register that describes the method to calculate read back values from the DPM such as voltage, current, power and temperature. The value for the register is 0x40. The register value represents a direct data read back format. For unsigned registers such as VBUS, the register value is calculated using Equation 1. Register Value 15 Bit_Val 2n n n 0 (EQ. 1) Otherwise, Equation 2 is used for signed readings. Register Value 14 Bit_Val 2n Bit_Val 215 n 15 n 0 TABLE 4. 0x99 PMBUS REV REGISTER DEFINITION BIT NUMBER D[7:4] D[3:0] Bit Name PMBUS Rev Part I PMBUS Rev Part II Default Value 0010 0010 PMBUS Rev part 1 is a PMBus specification pertaining to electrical transactions and hardware interface. PMBUS Rev part 2 specification pertains to the command calls used to address the DPM. A nibble of 0000 translates to revision 1.0 of either PMBUS revision. A nibble of 0001 equals 1.1 of either PMBus revision. 0XAD IC DEVICE ID (BR) The IC Device ID is a block readable register that reports the device product name being addressed. The product ID that is stored in the register is "ISL28025". Each character is stored as an ASCII number. A 0x30 equals ASCII "0". A 0x49 translates to an ASCII "I". Figure 65 illustrates the convention for performing a block read. 0XAE IC_DEVICE_REV (BR) The IC Device Revision is a block readable register that reports back the revision number of the silicon and the version of the silicon. The register is three bytes in length. TABLE 5. 0xAE IC DEVICE REV REGISTER DEFINITION BIT NUMBER D[23:12] D[11] D[10:0] Bit Name N/A Silicon Version Silicon Revision 0 0000 0000 0010 Default Value 0000 0011 0000 (EQ. 2) where n is the bit position within the register value. Bit_Val is the value of the bit either 1 or 0. FN8388 Rev.5.00 Nov 9, 2017 Page 26 of 52 ISL28025 SILICON VERSION D[11] ADC STATE D[5] Data Bit 11 of the IC Revision register reports the version of the silicon. Data Bit 5 of the Set DPM Mode register controls the ADC state. The idle state of the ADC does not acquire data from any input of the DPM. Normal operating mode has the ADC acquiring data in a systematic way. TABLE 6. D[11] SILICON VERSION BIT DEFINED D4 STATUS 0 60V 1 12V TABLE 10. 0xD2 SET DPM MODE REGISTER BIT 5 DEFINED Global IC Controls D5 ADC STATE 0 Normal State 1 ADC in Idle State 0X12 RESET DEFAULT ALL (S) POST TRIGGER STATE D[4] The Restore Default All register is a send byte command that restores all registers to the default state defined in Table 2 on page 23. Data Bit 4 of the Set DPM Mode register controls the post ADC state once an acquisition has been made in the trigger mode. TABLE 11. 0xD2 SET DPM MODE REGISTER BIT 4 DEFINED 0X01 OPERATION (R/W) The Operation register is a read/write byte register that controls the overall power-up state of the chip. Data Bit 7 of the register configures the power status of chip. The power status is defined in Table 7. Yellow shading in the table is the default setting of the bit at power-up. TABLE 7. 0x01 OPERATION REGISTER BIT 7 DEFINED D7 STATUS 0 Power-Down 1 Normal Operation D4 ADC TRIGGER STATE 0 Idle Mode after a Trigger Measurement 1 PD Mode after a Trigger Measurement ADC MODE TYPE D[3] Data Bit 3 of the Set DPM Mode register controls the behavior of the ADC to either triggered or continuous. The continuous mode has the ADC continuously acquiring data in a systematic manner described by data bits [2:0] in the SET DPM MODE register. The triggered mode instructs the ADC to make an acquisition described by data bits [2:0]. The beginning of a triggered cycle starts once writing to the Set DPM Mode register commences. The trigger mode is useful for reading a single measurement per acquisition cycle. Primary and Auxiliary Channel Controls 0XD2 SET DPM MODE (R/W) The Set DPM Mode is a read/write byte register that controls the data acquisition behavior of the chip. TABLE 8. 0xD2 SET DPM MODE REGISTER DEFINITION BIT NUMBER D[7] D6 D[5] D[4] D[3] D[2:0] Bit Name N/A ADC Enable ADC State Post Trigger State ADC Mode Type Operating Mode Default Value 0 0 0 0 1 010 TABLE 12. 0xD2 SET DPM MODE REGISTER BIT 3 DEFINED D3 ADC MODE TYPE 0 Trigger 1 Continuous ADC ENABLE D[6] Data Bit 6 of the Set DPM Mode register controls the ADC power state within the DPM chip. At power-up, the ADC is powered up and is available to take data. TABLE 9. 0xD2 SET DPM MODE REGISTER BIT 6 DEFINED D6 ADC PD 0 Normal Mode 1 ADC Powered Down FN8388 Rev.5.00 Nov 9, 2017 Page 27 of 52 ISL28025 OPERATING MODE D[2:0] 0XD4 CONFIGURE ICHANNEL (R/W) The Operating Mode bits of the Set DPM Mode register control the state machine within the chip. The state machine globally controls the overall functionality of the chip. Table 13 shows the various measurement states the chip can be configured to, as well as the mode bit definitions to achieve a desired measurement state. The shaded row is the default setting upon power-up. The Configure ICHANNEL register is a read/write word register that configures the ADC measurement acquisition settings for the primary and auxiliary voltage shunt inputs. TABLE 13. 0xD2 SET DPM MODE REGISTER BITS 2 TO 0 DEFINED D[2:0] MEASUREMENT INPUT 0 Primary Channel Shunt Voltage 1 Primary Channel VBUS Voltage 2 Primary Shunt and VBUS Voltages 3 Do Not Select 4 Auxiliary Channel VBUS Voltage 5 Do Not Select 6 Internal Temperature 7 All TABLE 15. 0xD4 CONFIGURE ICHANNEL REGISTER DEFINITION BIT NUMBER D[15:7] D[13:10] D[9:7] D[6:3] D[2:0] Bit Name N/A N/A N/A Primary Shunt Sample AVG Primary Shunt Conversion Time Default Value 00 00 00 11 1 000 0 111 SHUNT VOLTAGE CONVERSION TIME D[2:0] 0XD3 DPM CONVERSION STATUS (R) The DPM conversion status register is a readable byte register that reports the status of a conversion when the DPM is programmed in the trigger mode. TABLE 14. 0xD3 DPM CONVERSION STATUS REGISTER DEFINITION BIT NUMBER D[7:2] D[1] D[0] Bit Name N/A CNVR OVF Default Value 0 0 0 CNVR: CONVERSION READY D[1] The Shunt Voltage Conversion Time bits set the acquisition speed of the ADC when measuring the primary voltage shunt channel of the DPM. The primary voltage shunt channel has independent timing control bits allowing for the primary voltage shunt channel to have a unique acquisition time with the respect to other channels within the DPM. Table 16 is a list of the selectable voltage shunt ADC time settings. The shaded row indicates the default setting. TABLE 16. PRIMARY VSHUNT CONVERSION TIMES DEFINED Config_Ichannel: D[2:0] CONVERSION TIME 0 0 0 64s 0 0 1 128s 0 1 0 256s 0 1 1 512s 1 0 X 1.024ms 1 1 X 2.048ms The Conversion Ready bit indicates when the ADC has finished a conversion and has transferred the reading(s) to the appropriate register(s). The CNVR is operable only when the ADC state is set to trigger. The CNVR is in a low state when the conversion is in progress. When the CNVR bit transitions from a low state to a high state and remains at a high state, the conversion is complete. The CNVR initializes or reinitializes when writing to the Set DPM Mode register. OVF: MATH OVERFLOW FLAG D[0] The Math Overflow Flag (OVF) bit is set to indicate the current and power data being read from the DPM is overranged and meaningless. FN8388 Rev.5.00 Nov 9, 2017 Page 28 of 52 ISL28025 SHUNT VOLTAGE SAMPLE AVERAGE D[6:3] The Shunt Voltage Sample Average bits set the number of averaging samples for a unique sampling time. The DPM records all samples and outputs the average resultant to the voltage shunt register. Table 17 defines the list of selectable averages the DPM can be set to. The shaded row indicates the default setting. TABLE 17. PRIMARY VSHUNT NUMBER OF SAMPLES TO AVERAGE DEFINED AVG[3:0] CONVERTER AVERAGES 0 0 0 0 1 0 0 0 1 2 0 0 1 0 4 0 0 1 1 8 0 1 0 0 16 0 1 0 1 32 0 1 1 0 64 0 1 1 1 128 1 0 0 0 256 1 0 0 1 512 1 0 1 0 1024 1 0 1 1 2048 1 1 X X 4096 integer 0.00512 CurrentLSB Rshunt (EQ. 5) BIT NUMBER D[15] D[14:0] Bit Name N/A IOUT_CAL_GAIN Default Value 0 000 0000 0000 0000 TABLE 19. 0xD5 CONFIGURE VCHANNEL REGISTER DEFINITION 1. Calculate the full-scale current range that is desired. This can be calculated using Equation 3. (EQ. 3) R shunt Rshunt is the value of the shunt resistor. VshuntFS is the full scale range of the primary channel, which equals 80mV. 2. From the current full-scale range, the current LSB can be calculated using Equation 4. Current full-scale is the outcome from Equation 3. Current FS CalRegval The Configure VCHANNEL register is a read/write word register that configures the ADC measurement acquisition settings for the primary and auxiliary voltage bus inputs. The calibration register value can be calculated as follows: Current LSB integer 0XD5 CONFIGURE VCHANNEL (R/W) The IOUT Calibration Gain register is a read/write word register that is used to calculate current and power measurements for the primary channel of the DPM. When the register is programmed, the DPM calculates the current and power based on the primary channels VBUS and VSHUNT measurements. The calculation resultant is stored in the READ_IOUT and READ_POUT registers. Vshunt FS Math res Vshunt LSB CurrentLSB Rshunt CalRegval TABLE 18. 0x38 IOUT_CAL_GAIN DEFINITION 0X38 IOUT CALIBRATION GAIN (R/W) Current FS internally in the DPM is 2048 or 11 bits of resolution. The VSHUNT LSB is set to 2.5V. Equation 5 yields a 15-bit binary number that can be written to the calibration register. The calibration register format is represented in Table 18. (EQ. 4) ADC res BIT NUMBER D[15:14] D[13:10] D[9:7] D[6:3] D[2:0] Bit Name N/A AuxV Sample AVG AuxV Conversion Time VBUS Sample AVG VBUS Conversion Time Default Value 00 00 00 11 1 000 0 111 The ADC configuration of the sampling average and conversion time settings for VBUS and AuxV channels have the same setting choices as the VSHUNT primary and auxiliary channels. 0XD7 CONFIGURE PEAK DETECTOR (R/W) The Configure Peak Detector register is a read/write byte register that toggles the minimum and maximum current tracking feature. A Peak Detect Enable bit setting of 1 enables the current peak detect feature of the DPM. The feature is discussed in more detail in the "0xD8 Read Peak Min IOUT (R) 0xD9 Read Peak Max Iout (R)" section. TABLE 20. 0xD7 CONFIGURE PEAK DETECTOR REGISTER DEFINITION BIT NUMBER D[7:1] D[0] Bit Name N/A Peak Detect Enable Default Value 0000 000 0 ADCres is the resolution of shunt voltage reading. The output of the ADC is a signed 15 bit binary number. Therefore, the ADCres value equals 215 or 32768. From Equation 4, the calibration resistor value can be calculated using Equation 5. The resolution of the math that is processed FN8388 Rev.5.00 Nov 9, 2017 Page 29 of 52 ISL28025 Measurement Registers The min/max current tracking is enabled by setting the Peak Detect Enable bit in the CONFIG_PEAK_DET (0xD7) register. The current peak detect feature only works for the current register. 0XD6 READ VSHUNT OUT (R) The Read VSHUNT Out register is a readable word register that stores the signed measured digital value of the primary VSHUNT input of the DPM. Using Equation 2 to calculate the integer value of the register, Equation 6 calculates the floating point measured value for the primary VSHUNT channel. V SHUNT = Register value V SHUNT LSB (EQ. 6) At the conclusion of each primary channel current, the DPM will record and store the minimum and maximum values of the current measured. The feature operates for both the trigger and continuous modes. Disabling the Peak Detector Enable bit will turn off the feature as well as clear the Read Peak Min/Max IOUT registers. 0X96 READ POUT (R) VSHUNT(LSB) is the numerical weight of each level for the VSHUNT channel, which equals 2.5V. 0X8B READ VOUT (R) The Read VOUT register is a readable word register that stores the unsigned measured digital value of the primary VBUS input of the DPM. Using Equation 1 to calculate the integer value of the register, Equation 7 calculates the floating point measured value for the primary VBUS channel. V BUS = Register value V BUS LSB (EQ. 7) VBUS(LSB) is the numerical weight of each level for the VBUS channel. The VBUS(LSB) equals 1mV for the 60V version of the DPM and 250V for the 12V version of the DPM. 0X8C READ IOUT (R) The Read IOUT register is a readable word register that stores the signed measured digital value of the current passing through the primary channel's shunt. The register uses the measured value from VSHUNT and the IOUT_CAL_GAIN register. Equation 8 yields the current for the primary channel. Current = Register value Current LSB (EQ. 8) The Registervalue is calculated using Equation 2. The CurrentLSB is calculated using Equation 4. 0XD8 READ PEAK MIN IOUT (R) 0XD9 READ PEAK MAX IOUT (R) The Read POUT register is a signed readable word register that reports the digital value of the power from the primary channel. The register uses the values from READ_IOUT and READ_VSHUNT_OUT registers to calculate the power. The units for the power register are in watts. The power can be calculated using Equation 9. Power = Register value Power LSB 40000 (EQ. 9) The Registervalue is calculated using Equation 2 on page 26. The PowerLSB can be calculated from Equation 10. Power LSB = Current LSB V BUS LSB (EQ. 10) The VBUS(LSB) equals 1mV for the 60V version of the DPM and 250V for the 12V version of the DPM. The CurrentLSB is the value yielded from Equation 4. 0XE1 READ VOUT AUX (R) The Read VOUT Aux register is a readable word register that stores the unsigned measured digital value of the auxiliary VBUS input of the DPM. Using Equation 1 on page 26 to calculate the integer value of the register, Equation 11 calculates the floating point measured value for the auxiliary VBUS channel. V BUS = Register value V BUS LSB (EQ. 11) VBUS(LSB) is the numerical weight of each level for the auxiliary VBUS channel. The auxiliary VBUS(LSB) equals 100V. The voltage range for the auxiliary VBUS is 0 to VCC. 0X8D READ TEMPERATURE (R) The Read Temperature register is a readable word register that reports out the internal temperature of the chip. The register is a 16-bit signed register. Bit 15 of the register is the signed bit. The register value can be calculated using Equation 12. Register Value FIGURE 66. THE ISL28025 TRACKS MINIMUM AND MAXIMUM AVERAGE CURRENT READINGS The Read Peak Min/Max IOUT registers are readable word registers that store the minimum and maximum current value of an averaging cycle for the current passing through the primary shunt. FN8388 Rev.5.00 Nov 9, 2017 14 Bit_Val 2n Bit_Val 215 n 15 n 0 (EQ. 12) n is the bit position within the register value. Bit_Val is the value of the bit either 1 or 0. The register value multiplied by 0.016 yields the internal temperature reading in degrees Celsius (C). Page 30 of 52 ISL28025 Threshold Detectors VBUS_THRES_RNG D[8:6] The DPM has three integrated comparators that allow for real time fault detection of overvoltage, undervoltage for the primary VBUS input, and overcurrent detection for the primary VSHUNT input. An over-temperature detection is available by multiplexing the input to the overvoltage comparator. The Vbus_Thres_Rng bits set the threshold voltage range for the overvoltage and undervoltage DACs. There are six selectable ranges for the 60V version of the DPM. Only four selectable ranges for the 12V version of the DPM. Table 22 defines the range settings for the VBUS threshold detector. The yellow shaded row denotes the default setting. The temperature threshold reference level has one range setting, which equals +125C at full scale. TABLE 22. Vbus_Thres_Rng BITS DEFINED Vbus_Thres_Rng: D[8:6] Vbus_12V (RANGE) Vbus_60V (RANGE) 0 0 0 12 48 0 0 1 6 24 0 1 0 3 12 0 1 1 1.25 5 1 0 0 X 3.3 1 0 1 X 2.5 VBUS_OV_OT_SET D[5:0] The Vbus_OV_OT_Set bits control the voltage/temperature level to the input of the OV comparator. The LSB of the DAC is 1.56% of the full-scale range chosen using the Vbus_Thres_Rng bits. For the temperature feature, the LSB for the temperature level is 5.71C. The mathematical range is -144C to +221.4C. FIGURE 67. SIMPLIFIED BLOCK DIAGRAM OF THE THRESHOLD FUNCTIONS WITHIN THE DPM TABLE 23. Vbus_OV_OT_Set BITS DEFINED 0XDA VOUT OV THRESHOLD SET (R/W) The VOUT OV Threshold Set register is a read/write word register that controls the threshold voltage level to the overvoltage comparator. The description of the functionality within this register is found in Table 21. The compared reference voltage level to the OV comparator is generated from a 6-bit DAC. The 6-bit DAC has four or six voltage ranges to improve detection voltage resolution for a specific voltage range. TABLE 21. 0xDA VOUT OV THRESHOLD SET REGISTER DEFINITION BIT NUMBER D[15:10] D[9] D[8:6] D[5:0] Bit Name N/A OV_OT SEL Vbus_Thres_Rng Vbus_OV_OT_Set Default Value 0000 00 0 0 00 11 1111 OV_OT_SEL D[9] The OV_OT_SEL bit configures the multiplexer to the input of the OV comparator to compare for over-temperature or overvoltage. Setting the OV_OT_SEL to a 1 configures the OV comparator to detect an over-temperature condition. FN8388 Rev.5.00 Nov 9, 2017 The overvoltage range starts at 25% of the full-scale range chosen using the Vbus_Thres_Rng bits and ends at 125% of the chosen full-scale range. The same range applies to the temperature measurements. Vbus_OV_OT_Set: D[5:0] OV THRESHOLD VALUE OT THRESHOLD VALUE 00 0000 25% of FS -144 00 0001 (25 + 1.56)% of FS -138.3 00 0010 (25 + 3.12)% of FS -132.6 ............... .................... .................... 11 1101 (125 to 4.68)% of FS 210 11 1110 (125 to 3.12)% of FS 215.7 11 1111 (125 to 1.56)% of FS 221.4 Table 23 defines an abbreviated breakdown to set the OV/OT comparator level. The shaded row is the default condition. 0XDB VOUT UV THRESHOLD SET (R/W) The VOUT UV Threshold Set register is a read/write byte register that controls the threshold voltage level to the undervoltage comparator. The description of the functionality within this register is found in Table 24. The compared reference voltage level to the UV comparator is generated from a 6-bit DAC. The 6-bit DAC has 4 to 6 voltage Page 31 of 52 ISL28025 ranges that are determined by the Vbus_Thres_Rng bits in the VOUT OV Threshold Set register. IOUT_ DIR D[9] BIT NUMBER D[7:6] D[5:0] Bit Name N/A Vbus_UV_Set The Iout_Dir bit controls the polarity of the VSHUNT voltage threshold. The bit functionality allows an overcurrent threshold to be set for currents flowing from VINP to VINM and the reverse direction. Table 27 defines the range settings for the VBUS threshold detector. The yellow shaded row denotes the default setting. Default Value 00 00 0000 TABLE 27. Vbus_Thres_Rng BITS DEFINED TABLE 24. 0xDB VOUT UV THRESHOLD SET REGISTER DEFINITION VBUS_UV_SET D[4:0] The Vbus_UV_Set bits control the undervoltage level to the input of the UV comparator. The LSB of the DAC is 1.56% of the full-scale range chosen using the Vbus_Thres_Rng bits. The undervoltage ranges from 0% to 100% of the full-scale range set by the Vbus_Thres_Rng bits. TABLE 25. Vbus_UV_Set BITS DEFINED 0 VINP to VINM 1 VINM to VINP VSHUNT_THRES_RNG D[6] The Vshunt_Thres_Rng bit sets the overvoltage threshold range for the overcurrent DAC. The selectable VSHUNT range improves the overvoltage threshold resolution for lower full-scale current applications. Table 28 defines the range settings for the VBUS threshold detector. The yellow shaded row denotes the default setting. UV THRESHOLD VALUE 00 0000 0% 00 0001 1.56% of FS 00 0010 3.12% of FS ............... .................... Vshunt_Thres_Rng: D[6] VSHUNT (RANGE) 11 1101 (100 to 4.68)% of FS 0 80mV 11 1110 (100 to 3.12)% of FS 1 40mV 11 1111 (100 to 1.56)% of FS 0XDC IOUT OC THRESHOLD SET (R/W) The IOUT OC Threshold Set register is a read/write word register that controls the threshold current level to the overcurrent comparator. The description of the functionality within this register is found in Table 26. TABLE 28. Vshunt_Thres_Rng BIT DEFINED VSHUNT_OC_SET D[5:0] The Vshunt_OC_Set bits control the VSHUNT voltage level to the input of the OC comparator. The LSB of the DAC is 1.56% of the full-scale range chosen using the Vshunt_Thres_Rng bits. The overvoltage range starts at 25% of the full-scale range chosen using Vbus_Thres_Rng bits and ends at 125% of the chosen full-scale range. TABLE 29. Vshunt_OC_Set BITS DEFINED Vshunt_OC_Set: D[5:0] OC THRESHOLD VALUE 00 0000 25% of FS 00 0001 (25 + 1.56)% of FS 00 0010 (25 + 3.12)% of FS ............... .................... 11 1101 (125 to 4.68)% of FS 11 1110 (125 to 3.12)% of FS 11 1111 (125 to 1.56)% of FS TABLE 26. 0xDC IOUT OC THRESHOLD SET REGISTER DEFINITION BIT NUMBER D[15:10] Default Value CURRENT DIRECTION Vbus_UV_Set: D[5:0] Table 25 defines an abbreviated breakdown to set the undervoltage comparator levels. The shaded row is the default condition. Bit Name Iout_Dir: D[9] N/A 0000 00 D[9] D[8:7] D[6] D[5:0] Iout_Dir N/A Vshunt Thres Rng Vshunt_OC_Set 0 11 1111 0 00 The overcurrent threshold is defined through the VSHUNT reading. The product of the current through the shunt resistor defines the VSHUNT voltage to the DPM. The current through the shunt resistor is directly proportional the VSHUNT voltage measured by the DPM. An overvoltage threshold for VSHUNT is the same as an overcurrent threshold. FN8388 Rev.5.00 Nov 9, 2017 SMB Alert The DPM has two alert pins (SMBALERT1, SMBALERT2) to alert the peripheral circuitry that a failed event has occurred. SMBALERT1 output is an open drain allowing the user the flexibility to connect the alert pin to other components requiring different logic voltage levels than the DPM. The SMBALERT2 has a push/pull output stage for driving pins with logic voltage levels Page 32 of 52 ISL28025 equal to the voltage applied to the I2CVCC pin. The push/pull output is useful for driving peripheral components that require the DPM to source and sink a current. The alert pins are commonly connected to an interrupt pin of a microcontroller or an enable pin of a device. The SMBALERT registers control the functionality of the SMBALERT pins. The threshold comparators are the inputs to the SMBALERT registers. The output are the SMBALERT pins. Figure 68 is a simple functional block diagram of the SMB Alert features. FIGURE 68. SIMPLIFIED BLOCK DIAGRAM OF THE SMBALERT FUNCTIONS WITHIN THE DPM FN8388 Rev.5.00 Nov 9, 2017 Page 33 of 52 ISL28025 0XDD CONFIGURE INTERRUPTS (R/W) The Configure Interrupt register is a read/write word register that controls the behavior of the two SMBALERT pins. The definition of the control bits within the Configure Interrupt register is defined in Table 30. TABLE 30. 0xDD CONFIGURE INTERRUPT REGISTER DEFINITION BIT NUMBER D [15] D [14:12] D [11:9] Bit Name N/A ALERT2 ALERT1 FeedTh FeedTh Default Value 0 000 000 D D D [8:7] [6:5] [4:3] D [2] D [1] D [0] OC FIL OV FIL UV FIL OC EN OV EN UV EN 00 00 00 0 0 0 ALERT2_FEEDTHR D[14:12] The Alert2_FeedThr bits determine whether the bit from each alert comparator is digitally conditioned or not. The alert comparators, digital filters and latching bits are the same for both SMBALERT channels. Table 31 defines the functionality of the Alert2_FeedThr bits. D[14] 0 OV/OT Digitally Conditioned 1 OV/OT Pass Through 0 UV Digitally Conditioned 1 UV Pass Through 0 OC Digitally Conditioned TABLE 33. DIGITAL GLITCH FILTER SETTINGS DEFINED 1 OC Pass Through 2 ALERT1_FEEDTHR D[11:9] The Alert1_FeedThr bits determine whether the bit from each alert comparator is digitally conditioned or not. The alert comparators, digital filters and latching bits are the same for both SMB alert channels. Table 32 defines the functionality of the Alert1_FeedThr bits. TABLE 32. Alert1_FeedThr BITS DEFINED Alert1_FeedThr Bits D[11:9] D[11] D[10] D[9] 0 1 2 BIT VALUE FUNCTIONALITY 0 OV/OT Digitally Conditioned 1 OV/OT Pass Through 0 UV Digitally Conditioned 1 UV Pass Through 0 OC Digitally Conditioned 1 OC Pass Through OC_FIL D[8:7] The OC_FIL bits control the digital filter for the overcurrent circuitry. The digital filter will prevent short duration events from passing to the output pins. The filter is useful in preventing high FN8388 Rev.5.00 Nov 9, 2017 OV_FIL D[4:3]: FUNCTIONALITY 1 D[13] The UV_FIL bits control the digital filter for the undervoltage circuitry. The digital filter will prevent short duration events from passing to the output pins. The filter is useful in preventing high frequency power glitches from triggering a shutdown event. The filter time delay ranges from 0s to 8s. An 8s filter setting requires an error event to be at least 8s in duration before passing the result to the SMBALERT pins. There is one UV digital filter for both SMBALERT pins. Configuring UV_FIL bits will change the UV digital filter setting for both SMBALERT pins. See Table 33 for the filter selections. BIT VALUE 0 D[13] UV_FIL D[6:5] The OV_FIL bits control the digital filter for the overvoltage circuitry. The digital filter will prevent short duration events from passing to the output pins. The filter is useful in preventing high frequency power glitches from triggering a shutdown event. The filter time delay ranges from 0s to 8s. An 8s filter setting requires an error event to be at least 8s in duration before passing the result to the SMBAlert pins. There is one OV digital filter for both SMB alert pins. Configuring OV_FIL bits will change the OV digital filter setting for both SMB alert pins. See Table 33 for the filter selections. TABLE 31. Alert2_FeedThr BITS DEFINED Alert2_FeedThr Bits D[14:12] frequency power glitches from triggering a shutdown event. The filter time delay ranges from 0s to 8s. An 8s filter setting requires an error event to be at least 8s in duration before passing the result to the SMBALERT pins. There is one OC digital filter for both SMBALERT pins. Configuring OC_FIL bits will change the OC digital filter setting for both SMBALERT pins. See Table 33 for the filter selections. OC_FIL D[8:7] UV_FIL D[6:5] OV_FIL D[4:3] FILTER TIME (s) 0 0 0 0 1 2 1 0 4 1 1 8 OC_EN D[2] The OC_EN enable bit controls the power to the overcurrent DAC and comparator. Setting the bit to 1 enables the overcurrent circuitry. OV_EN D[1] The OV_EN enable bit controls the power to the overvoltage DAC and comparator. Setting the bit to 1 enables the overvoltage circuitry. UV_EN D[0] The UV_EN enable bit controls the power to the undervoltage DAC and comparator. Setting the bit to 1 enables the undervoltage circuitry. Page 34 of 52 ISL28025 0XDE FORCE FEED-THROUGH ALERT REGISTER (R/W) The Force Feed-through Alert Register is a read/write byte register that controls the polarity of the interrupt. The definition of the control bits within the Force Feed-through Alert register is defined in Table 34. TABLE 34. 0xDE FORCE FEED-THROUGH ALERT REGISTER DEFINITION BIT NUMBER D[7:4] D[3] D[2] D[1] D[0] Bit Name N/A A2POL A1POL FORCE A2 FORCE A1 Default Value 0000 0 0 0 0 A2POL D[3], A2POL D[2] The AxPOL bits control the polarity of an interrupt. A2POL bit defines the SMBALERT2 pin active interrupt state. A1POL bit defines the SMBALERT1 pin active interrupt state. Table 35 defines the functionality of the bit. TABLE 35. AxPol BIT DEFINED A2POL D[3], A1POL D[2] INTERRUPT ACTIVE STATE 0 low 1 high FORCEA2 D[1], FORCEA1 D[0] The FORCEAx bits allow the user to force an interrupt by setting the bit. FORCEA2 bit controls the SMBALERT2 pin state. FORCEA1 bit controls the SMBALERT1 pin state. Table 36 defines the functionality of the bit. TABLE 36. FORCEAx BIT DEFINED FORCEA2 D[1], FORCEA1 D[0] INTERRUPT STATUS 0 Normal 1 Interrupt Forced 0X03 CLEAR FAULTS (S) The Clear Faults register is a send byte command that clears all faults pertaining to the status registers. Upon execution of the command, the status registers returns to the default state defined in Table 2 on page 23. 0X7A STATUS VOUT (R/W) The Status VOUT register is a read/write byte register that reports over and undervoltage warnings for the VBUS input. FN8388 Rev.5.00 Nov 9, 2017 TABLE 37. 0x7A STATUS VOUT REGISTER DEFINITION BIT NUMBER D[7] D[6] D[5] D[4:0] Bit Name N/A VOUT OV Warning VOUT UV Warning N/A Default Value 0 0 0 0 0000 VOUT OV WARNING D[6] The VOUT OV Warning bit is set to 1 when an overvoltage fault occurs on the VBUS input. The VBUS overvoltage threshold is set from the VOUT OV Threshold Set register. In the event of a VBUS overvoltage condition, the VOUT OV Warning is latched to 1. Writing a 1 to the VOUT OV Warning bit will clear the warning resulting in a bit value equal to 0. VOUT UV WARNING D[5] The VOUT UV Warning bit is set to 1 when an undervoltage fault occurs on the VBUS input. The VBUS undervoltage threshold is set from the VOUT UV Threshold Set register. In the event of a VBUS undervoltage condition, the VOUT UV Warning is latched to 1. Writing a 1 to the VOUT UV Warning bit will clear the warning resulting in a bit value equal to 0. 0X7B STATUS IOUT (R/W) The Status IOUT register is a read/write byte register that reports an overcurrent warning for the VSHUNT input. TABLE 38. 0x7B STATUS IOUT REGISTER DEFINITION BIT NUMBER D[7] D[6] D[5] D[4:0] Bit Name N/A N/A IOUT OC Warning N/A Default Value 0 0 0 0 0000 IOUT OC WARNING D[5] The IOUT OC Warning bit is set to 1 when an overcurrent fault occurs on the VSHUNT input. The VSHUNT overcurrent threshold is set from the IOUT OC Threshold Set register. In the event of a VSHUNT overcurrent condition, the IOUT OC Warning is latched to 1. Writing a 1 to the IOUT OC Warning bit will clear the warning resulting in a bit value equal to 0. 0X7D STATUS TEMPERATURE (R/W) The Status Temperature register is a read/write byte register that reports an over-temperature warning initiated from the internal temperature sensor. TABLE 39. 0x7D STATUS TEMPERATURE REGISTER DEFINITION BIT NUMBER D[7] D[6] D[5] D[4:0] Bit Name N/A OT Warning N/A N/A Default Value 0 0 0 0 0000 Page 35 of 52 ISL28025 OT WARNING D[6] TABLE 41. 0x78 STATUS BYTE REGISTER DEFINITION The OT Warning bit is set to 1 when an over-temperature fault occurs from the internal temperature sensor. The over-temperature threshold is set from the VOUT OV Threshold Set register. In the event of an over-temperature condition, the OT Warning bit is latched to 1. Writing a 1 to the OT Warning bit will clear the warning resulting in a bit value equal to 0. The Status CML register is a read/write byte register that reports warnings and errors associated with communications, logic, and memory. Bit Name USCMD Default Value 0 D[6:3] D[2] D[1] D[0] Bit Name BUSY N/A Temperature CML N/A Default Value 0 000 0 0 0 0 The BUSY bit is set to 1 when the DPM is busy and unable to respond. The BUSY bit is a latched bit. Writing a 1 to the BUSY bit clears the warning resulting in a bit value equal to 0. TEMPERATURE D[2] TABLE 40. 0x7E STATUS CML REGISTER DEFINITION D[7] D[7] BUSY D[7] 0X7E STATUS CML (R/W) BIT NUMBER BIT NUMBER D[6] D[5] D[4:2] D[1] D[0] USDATA PECERR N/A COMERR N/A 0 0 0 00 0 0 USCMD D[7] The Temperature bit is set to 1 when an over-temperature fault occurs from the internal temperature sensor. This bit is the same action bit as the OT Warning bit in the Status Temperature register. The over-temperature threshold is set from the VOUT OV Threshold Set register. In the event of an over-temperature condition, the Temperature bit is latched to 1. Writing a 1 to the Temperature bit will clear the warning resulting in a bit value equal to 0. The USCMD bit is set to 1 when an unsupported command is received from the I2C master. Reading from an undefined register is an example of an action that would set the USCMD bit. The USCMD bit is a latched bit. Writing a 1 to the USCMD bit clears the warning resulting in a bit value equal to 0. CML D[1] USDATA D[6] 0X79 STATUS WORD (R/W) The USDATA bit is set to 1 when an unsupported data is received from the I2C master. Writing a word to a byte register is an example of an action that would set the USDATA bit. The USDATA bit is a latched bit. Writing a 1 to the USDATA bit clears the warning resulting in a bit value equal to 0. The Status Word register is a read/write word register that is a hierarchical register to the Status VOUT, Status IOUT and Status Byte registers. The Status Word registers bits are set when any errors previously described occur. The register generically reports all errors. PECERR D[5] The PECERR bit is set to 1 when a Packet Error Check (PEC) event has occurred. Writing the wrong PEC to the DPM is an example of an action that would set the PECERR bit. The PECERR bit is a latched bit. Writing a 1 to the PECERR bit clears the warning resulting in a bit value equal to 0. COMERR D[1] The COMERR bit is set to 1 for communication errors that are not handled by the USCMD, USDATA and PECERR errors. Reading from a write only register is an example of an action that would set the COMERR bit. The COMERR bit is a latched bit. Writing a 1 to the COMERR bit clears the warning resulting in a bit value equal to 0. 0X78 STATUS BYTE (R/W) The Status Byte register is a read/write byte register that is a hierarchical register to the Status Temperature and Status CML registers. The Status Byte registers bits are set if an over-temperature or a CML error has occurred. FN8388 Rev.5.00 Nov 9, 2017 The CML bit is set to 1 when any errors occur within the Status CML register. There are four Status CML error bits that can set the CML bit. The CML bit is a latched bit. Writing a 1 to the CML bit clears the warning resulting in a bit value equal to 0. TABLE 42. 0x79 STATUS WORD REGISTER DEFINITION BIT NUMBER D[15] D[14] D[13:8] D[7:0] Bit Name VOUT IOUT N/A See Status Byte Default Value 0 0 00 0000 0000 0000 VOUT D[15] The VOUT bit is set to 1 when any errors occur within the Status VOUT register. Whether either or both an undervoltage or overvoltage fault occurs, the VOUT bit will be set. The VOUT bit is a latched bit. Writing a 1 to the VOUT bit clears the warning resulting in a bit value equal to 0. IOUT D[14]: The IOUT bit is set to 1 when an overcurrent fault occurs. This bit is the same action bit as the IOUT OC Warning bit in the Status IOUT register. In the event of an overcurrent condition, the IOUT bit is latched to 1. Writing a 1 to the IOUT bit will clear the warning resulting in a bit value equal to 0. Page 36 of 52 ISL28025 0X1B SMBALERT MASK (BR/BW) 0XDF SMBALERT2 MASK (BR/BW) The SMBALERT registers are block read/write registers that mask error conditions from electrically triggering the respective SMBALERT pin. The SMBALERT can mask bits of any of the status registers. Masking lower level bits prevents the hierarchical bit from being set. For example, a COMERR bit being masked will not set the CML bit of the Status Byte register. To mask a bit, the first data byte is the register address of the bit(s) to be masked. The second and third data bytes are the masking bits of the register. A masking bit of 1 prevents the signal from triggering an interrupt. All alert bits are masked as the default state for both the SMB alert pins. The master needs to send instructions to unmask the alert bits. As an example, a user would like to allow the COMERR bit to trigger a SMBALERT2 interrupt while masking the rest of the alerts within the Status CML register. The command that is sent from the master to the DPM is the slave address, SMBALERT2 register address, Status CML register address and the mask bit value. In a hexadecimal format, the data sent to the DPM is as follows; 0x80 DF 7E FD. To read the mask status of any alert register, write a four byte command, without PEC, consisting of the slave address of the device, the SMB mask register address, the number of bytes to be read back and the register address of the mask to be read. Once the write command has commenced, a read command consisting of the device slave address and the register address of the SMB mask will return the mask of the desired alert register. The alert response address is 0x18. In the event of multiple alerts pulling down the GPIO line, the alert respond command will return the lowest slave address that is connected to the I2C bus. Upon clearing the lowest slave address alert, the alert command will return the lowest slave address of the remaining alerts that are activated. The alert response is operable when the interrupt active state is forced low by the device at the SMBALERT1 pin. Changing SMBALERT1 interrupt polarity or forcing an interrupt will enable the alert response. By design the open drain of the SMBALERT1 pin allows for ANDing of the interrupt via a pull-up resistor. The alert response command is valid for only the SMBALERT1 pin. The alert response command will return a 0x19 when there are no errors detected. External Clock Control (16 Pin WLCSP) The DPM has an external clock feature that allows the chip to be synchronized to an external clock. The feature is useful in limiting the number of clocks running asynchronously within a system. 0XE5 CONFIGURE EXTERNAL CLOCK (R/W) The Configure External Clock register is a read/write byte register that controls the functionality of the external clock feature. TABLE 43. 0xE5 CONFIGURE EXTERNAL CLOCK REGISTER DEFINITION BIT NUMBER Bit Name Default Value D[7] D[6] ExtCLK_EN SMBLALERT2OEN 0 0 D[5:4} D[3:0] N/A EXTClkDIV 00 0000 EXTCLK_EN D[7] As an example, a user would like to read the status of the Status Byte register. The first command sent to the DPM is in hexadecimal bytes is 0x82 1B 01 78. The second command is a standard read. The slave address is 0x83 (0x82 + read bit set) and the register address is 0x1B. The ExtClk_EN bit enables the external clock feature. The ExtClk_En default bit setting is 0 or disabled. A bit setting of 1 disables the internal oscillator of the DPM and connects circuitry such that the system clock is routed from the external clock pin. SMBALERT1 RESPONSE ADDRESS The SMBALERT2_OEN bit within the Configure External Clock register either enables or disables the buffer that drives the SMBALERT2 pin. The SMBALERT1 pin of each ISL28025 device is commonly shared to a single GPIO pin of the microcontroller. The SMBALERT1 pin is an open drain allowing for multiple devices to be OR'ed to a single GPIO pin. SMBALERT2_OEN D[6] TABLE 44. SMBALERT2_OEN BIT DEFINED The SMBALERT1 Response Address command reports the slave address of the device that has triggered alert. The SMB Respond Address command is shown in Figure 69. 1 S 7 Alert Response Address 1 1 8 1 1 Rd A Device Address A P 1 7 1 1 8 1 Alert Response Rd A Device Address A Address 8 1 PEC A P 1 FIGURE 69. THE COMMAND STRUCTURE OF THE SMBALERT RESPONSE ADDRESS FN8388 Rev.5.00 Nov 9, 2017 SMBALERT2 STATUS 0 Disabled 1 Enabled EXTCLKDIV D[3:0] 1 S SMBALERT_OEN The EXTCLKDIV bits control an internal clock divider that is useful for fast system clocks. The internal clock frequency from pin to chip is represented in Equation 13. 1 freq internal f EXTCLK (EQ. 13) ( ClkDiv 8) 8 fEXTCLK is the frequency of the signal driven to the External Clock pin. ClkDiv is the decimal value of the clock divide bits. Page 37 of 52 ISL28025 Voltage Margin / DAC_OUT (20 Pin QFN) TABLE 46. MDAC_HS BITS DEFINED The voltage margining feature within the DPM is commonly used as a means to test the robustness of a system. The voltage DAC from the DPM is connected to a summation circuit allowing the voltage sourced from the DAC to raise or lower the overall voltage supply to system. A simplified block diagram is illustrated in Figure 70. MDAC_HS[2:0] 1 1 HALF-SCALE VOLTAGE (V) 1 1.2 The voltage at the DAC_OUT is the value of the MDAC_HS setting when the Set VOL Margin register equals 0x80. LOAD D[2] The Load bit programs the Set VOL Margin register to the DAC. The DAC is programmed when the Load bit is programmed from a 0 to a 1. DAC_OEN D[1] The DAC_OEN bit either enables or disables the output of the margin DAC. Setting the bit to a 1 connects the output of the margin DAC to the DAC_OUT pin. DAC_EN D[0] FIGURE 70. SIMPLIFIED BLOCK DIAGRAM OF THE MARGIN DAC FUNCTIONS WITHIN THE DPM The voltage margining feature can be used to improve accuracy of the voltage applied to the load of a system. For nonfeedback driving applications, the sense resistor used to measure current to the load reduces the voltage to the load. The voltage drop from the sense resistor can be a large percentage with respect to the supply voltage for point of load applications. 0XE4 CONFIGURE VOL MARGIN (R/W) The Configure VOL Margin register is a read/write byte register that controls the functionality of the voltage margin DAC. TABLE 45. 0xE4 CONFIGURE VOL MARGIN REGISTER DEFINITION BIT NUMBER D[7:6] D[5:3] D[2] D[1] D[0] Bit Name N/A MDAC_HS Load DAC_OEN DAC_EN Default Value 00 00 0 0 0 0 The DAC_EN bit either enables or disables the margin DAC circuitry. Setting the bit to a 1 powers up the margin DAC, making it operational to use. 0XE3 SET VOL MARGIN (R/W) The Set VOL Margin register is an unsigned read/write byte register that controls the output voltage of the margin DAC referenced to the half-scale setting. TABLE 47. 0xE3 SET VOL MARGIN REGISTER DEFINITION BIT NUMBER D[7:0] Bit Name MDAC[7:0] Default Value 0000 0000 The full-scale voltage is twice the half-scale range minus the DAC LSB for the margin DAC half-scale range. A half-scale setting of 1.0V has a full-scale setting of 1.992V. The LSB for the margin DAC is a function of the half-scale setting. Using Equation 14, the LSB for the margin DAC is calculated as; 2 MDACHS 2 MDACHS 8 256 MDAC_HS D[5:3] MDACLSB The MDAC_HS bits control the half-scale output voltage from the margin DAC. There are 8 half-scale voltages the margin DAC can be programmed to. Table 46 lists the selections. MDACHS is the half-scale setting for the voltage DAC. TABLE 46. MDAC_HS BITS DEFINED MDAC_HS[2:0] The VOL margin register value for programming the DAC to a specific voltage is calculated using Equation 15. HALF-SCALE VOLTAGE (V) 0 0 0 0.4 0 0 1 0.5 0 1 0 0.6 0 1 1 0.7 1 0 0 0.8 1 0 1 0.9 1 1 0 1.0 FN8388 Rev.5.00 Nov 9, 2017 2 (EQ. 14) MDACvalue Voutdesired MDACLSB integer (EQ. 15) The value for VOUTdesired ranges from 0V to two times the MDACHS value minus one MDACLSB. Page 38 of 52 ISL28025 SMBus/I2C Serial Interface Protocol Conventions The ISL28025 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is the master and the device being controlled is the slave. The master always initiates data transfers and provides the clock for both transmit and receive operations. Therefore, the ISL28025 operates as a slave device in all applications. The ISL28025 uses two byte data transfer. All reads and writes are required to use two data bytes. All communication over the I2C interface is conducted by sending the MSB of each byte of data first, followed by the LSB. For normal operation, data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (see Figure 71). On power-up, the SDA pin is in the input mode. All I2C interface operations must begin with a START condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The device continuously monitors the SDA and SCL lines for the START condition and does not respond to any command until this condition is met (see Figure 71). A START condition is ignored during the power-up sequence. All I2C interface operations must be terminated by a STOP condition, which is a LOW to HIGH transition of SDA while SCL is HIGH (see Figure 71). A STOP condition at the end of a read operation or at the end of a write operation places the device in its standby mode. SCL SDA DATA STABLE START DATA CHANGE DATA STABLE STOP FIGURE 71. VALID DATA CHANGES, START AND STOP CONDITIONS SCL FROM MASTER 1 8 SDA OUTPUT FROM TRANSMITTER 9 HIGH IMPEDANCE HIGH IMPEDANCE SDA OUTPUT FROM RECEIVER START ACK FIGURE 72. ACKNOWLEDGE RESPONSE FROM RECEIVER FN8388 Rev.5.00 Nov 9, 2017 Page 39 of 52 ISL28025 SMBus and PMBus Support Device Addressing The ISL28025 supports SMBus and PMBus protocol, which is a subset of the global I2C protocol. SMBCLK and SMBDAT have the same pin functionality as the SCL and SDA pins, respectively. The SMBus operates at 100kHz. The PMBus protocol standardizes the functionality of each register by address. Following a start condition, the master must output a slave address byte. The 7 MSBs are the device identifiers. The A0, A1 and A2 pins control the bus address (these bits are shown in Table 48). There are 55 possible combinations depending on the A0, A1 and A2 connections. TABLE 48. I2C SLAVE ADDRESSES A2 A1 A0 SLAVE ADDRESS GND GND GND 1000 000 GND GND I2CVCC 1000 001 GND GND SDA 1000 010 GND GND SCL 1000 011 GND I2CVCC GND 1000 100 GND I2CVCC I2CVCC 1000 101 GND I2CVCC SDA 1000 110 GND I2CVCC SCL 1000 111 GND SDA GND 1001 000 GND SDA I2CVCC 1001 001 GND SDA SDA 1001 010 GND SDA SCL 1001 011 GND SCL GND 1001 100 GND SCL I2CVCC 1001 101 GND SCL SDA 1001 110 GND SCL SCL 1001 111 I2CVCC GND GND 1010 000 ............... .............. .............. .................. I2CVCC SCL SCL 1011 111 SDA GND GND 1100 000 SDA GND VCC Do Not Use. Reserved ............... .............. .............. .................. SDA SCL SCL 1101 111 SCL GND GND 1110 000 ............... .............. .............. .................. SCL SDA X Do Not Use. Reserved SCL SCL X Do Not Use. Reserved SIGNALS FROM THE MASTER SIGNAL AT SDA SIGNALS FROM THE ISL28025 S T A R T WRITE ADDRESS BYTE IDENTIFICATION BYTE S T O P DATA BYTE DATA BYTE 1 n n n n n n 0 A C K A C K A C K N A C K FIGURE 73. BYTE WRITE SEQUENCE (SLAVE ADDRESS INDICATED BY nnnn) FN8388 Rev.5.00 Nov 9, 2017 Page 40 of 52 ISL28025 SIGNALS FROM THE MASTER S T A R T SIGNAL AT SDA SIGNALS FROM THE SLAVE IDENTIFICATION BYTE WITH R/W = 0 S T A R T ADDRESS BYTE IDENTIFICATION BYTE WITH R/W = 1 N A C K A C K S T O P 1 n n n n n n 1 1 n n n n n n 0 A C K A C K A C K SECOND READ DATA BYTE FIRST READ DATA BYTE FIGURE 74. READ SEQUENCE (SLAVE ADDRESS SHOWN AS nnnn) The last bit of the slave address byte defines a read or write operation to be performed. When this R/W bit is a "1", a read operation is selected. A "0" selects a write operation (refer to Figure 73). After loading the entire slave address byte from the SDA bus, the device compares with the internal slave address. Upon a correct compare, the device outputs an acknowledge on the SDA line. Following the slave byte is a one byte word address. The word address is either supplied by the master device or obtained from an internal counter. On power-up, the internal address counter is set to address 00h, so a current address read starts at address 00h. When required, as part of a random read, the master must supply the one word address bytes, as shown in Figure 74. In a random read operation, the slave byte in the "dummy write" portion must match the slave byte in the "read" section. For a random read of the registers, the slave byte must be "1nnnnnnx" in both places. Write Operation A write operation requires a START condition, followed by a valid identification byte, a valid Address byte, two data bytes, and a STOP condition. The first data byte contains the MSB of the data, the second contains the LSB. After each of the four bytes, the device responds with an ACK. At this time, the I2C interface enters a standby state. Read Operation A read operation consists of a three byte instruction, followed by two data bytes (see Figure 74). The master initiates the operation issuing the following sequence: A START, the identification byte with the R/W bit set to "0", an address byte, a second START and a second identification byte with the R/W bit set to "1". After each of the three bytes, the ISL28025 responds with an ACK. Then the ISL28025 transmits two data bytes as long as the master responds with an ACK during the SCL cycle following the eighth bit of the first byte. The master terminates the read operation (issuing no ACK then a STOP condition) following the last bit of the second data byte (see Figure 74). SLAVE ADDRESS BYTE 1 n n n n n n R/W A7 A6 A5 A4 A3 A2 A1 A0 WORD ADDRESS D15 D14 D13 D12 D11 D10 D9 D8 DATA BYTE 1 D7 D6 D5 D4 D3 D2 D1 D0 DATA BYTE 2 FIGURE 75. SLAVE ADDRESS, WORD ADDRESS AND DATA BYTES Group Command The DPM has a feature that allows the master to configure the settings of all DPM chips at once. The configuration command for each device does not have to be same. Device 1 on an I2C bus can be configured to set the voltage threshold of the OV comparator while device 2 is configured for the acquisition time of the VBUS input. To achieve the scenario described without group command, the master sends two write commands, one to each slave device. Each command sent from the master has a start bit and a stop bit. The group command protocol concatenates the two commands but replaces the stop bit of the first command and the start bit of the second command with a repeat start bit. The actions sent in a Group Command format will execute once the stop bit has been sent. The stop bit signifies the end of a packet. The broadcast feature saves time in configuring the DPM as well as measuring signal parameters in time synchronization. The broadcast should not be used for DPM read backs. This will cause all devices connected to the I2C bus to talk to the master simultaneously. The data bytes are from the memory location indicated by an internal pointer. This pointer's initial value is determined by the address byte in the read operation instruction and increments by one during transmission of each pair of data bytes. FN8388 Rev.5.00 Nov 9, 2017 Page 41 of 52 ISL28025 SIGNALS FROM THE MASTER S T A R T SIGNAL AT SDA SIGNALS TO THE ISL28025 S T A R T MASTER CODE 0 0 0 0 1 x x x fclk 400kHz TERMINATES HS MODE SLAVE ADDRESS ADDRESS IDENTIFICATION BYTE BYTE WRITE/READ DATA BYTE S T O P DATA BYTE 1 n n n n n n x N A C K A C K A C K A C K N A C K fclk UP TO 3.4MHz FIGURE 76. BYTE TRANSACTION SEQUENCE FOR INITIATING DATA RATES ABOVE 400kbps Clock Speed FN8388 Rev.5.00 Nov 9, 2017 R1 ISL28025 Measuring large currents require low value sense resistors. A large valued capacitor is required to filter low frequencies if the shunt capacitor, CSH is connected directly in parallel to the sense resistor, RSH. For more manageable capacitor values, it may be better to directly connect the shunt resistor across the shunt inputs of the ISL28025. The connection is illustrated in Figure 77. A single pole filter constructed of 2 resistors, R1, and RSH will improve capacitor value selections for low frequency filtering. CSH A filter stage should be considered to limit the effects of common-mode signals from bleeding into the measurement made by the ADC. The filter attenuates the amplitude of the unwanted signal to the noise level of the ISL28025. Figure 77 is a simple filter example to attenuate unwanted signals. C1 R1 LOAD Signal Integrity FROM SOURCE RSH The device supports high-speed digital transactions up to 3.4Mbs. To access the high speed I2C feature, a master byte code of 0000 1xxx is attached to the beginning of a standard frequency read/write I2C protocol. The x in the master byte signifies a do not care state. X can either equal a 0 or a 1. The master byte code should be clocked into the chip at frequencies equal or less than 400kHz. The master code command configures the internal filters of the ISL28025 to permit data bit frequencies greater than 400kHz. Once the master code has been clocked into the device, the protocol for a standard read/write transaction is followed. The frequency at which the standard protocol is clocked in at can be as great as 3.4MHz. A stop bit at the end of a standard protocol will terminate the high speed transaction mode. Appending another standard protocol serial transaction to the data string without a stop bit, will resume the high speed digital transaction mode. Figure 76 illustrates the data sequence for the high speed mode. The minimum I2C supply voltage when operating at clock speeds 400kHz is 1.8V. C1 FIGURE 77. SIMPLIFIED FILTER DESIGN TO IMPROVE NOISE PERFORMANCE TO THE ISL28025 R1 and C1 at both shunt inputs are single-ended low pass filters. The value of the series resistor to the ISL28025 can be a larger value than the shunt resistor, RSH. A larger series resistor to the input allows for a lower cutoff frequency filter design to the ISL28025. The ISL28025 inputs can source up to 20A of transient current in the measurement mode. The transient or switching offset current can be as large as 10A. The switching offset current combined with the series resistance, R1, creates an error offset voltage. A balance of the value of R1 and the shunt measurement error should be achieved for this filter design. The common-mode voltage of the shunt input stage ranges from 0V to 60V. The capacitor voltage rating for C1 and CSH should comply with the nominal voltage being applied to the input. Fast Transients An small isolation resistor placed between ISL28025 inputs and the source is recommended. In hot swap or other fast transient events, the amplitude of a signal can exceed the recommended operating voltage of the part due to the line inductance. The isolation resistor creates a low pass filter between the device and the source. The value of the isolation resistor should not be too large. A large value isolation resistor can effect the measurement accuracy. The value of the isolation resistor combined with the offset current creates an offset voltage error at the shunt input. The input of the Bus channel is connected to the top of a precision resistor divider. The accuracy of the resistor divider determines the gain error of the Bus channel. The input resistance of the Bus channel is 600k. Placing an isolation resistor of 10 will change the gain error of the Bus channel by 0.0016%. Page 42 of 52 ISL28025 External Clock RSH Vreg_in Vreg_Out VIN = 4.5VAE 36V VCC ISL28025 1F A0 A1 VINM VOUT = 0.6 * (1+ R2/R1) PHASE VIN VBUS Lo 0.1F R2 BOOT SYNC SCL AuxV LOAD ISL85415 A2 ADC 16-Bit I2C SMBUS GND VCC,FS,SS GND 3.3V Vreg SW MUX SYNC,COMP VINP I2CVCC SMBALERT1 En TEMP SENSE EXT CLK FB Figure 79 illustrates a simple mathematical diagram of the ECLK pin internal connection. The external clock divide is controlled by way of the EXTCLKDIV bit in register 0xE5. To ISL85415 SYNC GPIO GPIO 0.5 R_pullUp GPIO/Int R_pullUp GND VIN Vmcu R1 PG FIGURE 79. EXTERNAL CLOCK MODE SDA PMBus REG MAP VIN ExtClkDiv = 0 -1.5 SCL GAIN (dB) SDA FIGURE 78. SIMPLIFIED SCHEMATIC OF THE ISL28025 SYNCHRONIZED TO A MCU SYSTEM CLOCK ExtClkDiv = 1 -3.5 MCU -5.5 ExtClkDiv = 3 ExtClkDiv = 4 -7.5 ExtClkDiv = 14 -9.5 An externally controlled clock allows measurements to be synchronized to an event that is time dependent. The event could be application generated, such as timing a current measurement to a charging capacitor in a switch regulator application or the event could be environmental. A voltage or current measurement may be susceptible to crosstalk from a controlled source. Instead of filtering the environmental noise from the measurement, another approach would be to synchronize the measurement to the source. The variability and accuracy of the measurement will improve. The ISL28025 has the functionality to allow for synchronization to an external clock. The speed of the external clock combined with the choice of the internal chip frequency division value determines the acquisition times of the ADC. The internal system clock frequency is 500kHz. The internal system clock is also the ADC sampling clock. The acquisition times scale linearly from 500kHz. For example, an external clock frequency of 4.0MHz with a frequency divide setting of 0 (internal divide by 8) results in acquisition times that equals the internal oscillator frequency when enabled. The ADC modulator is optimized for frequencies of 500kHz. Operating internal clock frequencies beyond 500kHz may result in measurement accuracy errors due to the modulator not having enough time to settle. -11.5 FreqExtClk = 16MHz ADC TIME SETTING -13.5 (CONFIG_ICHANNEL) = 0 -15.5 10 100 1k FREQUENCY (Hz) 10k 100k FIGURE 80. MEASUREMENT BANDWIDTH vs EXTERNAL CLK FREQUENCY Figure 80 illustrates how changing the system clock frequency effects the measurement bandwidth (the ADC acquisition time). The bandwidth of the external clock circuitry is 25MHz. Figure 81 shows the bandwidth of the external clock circuitry when the external clock division bits equals to 0. The external clock pin can accept signal frequencies above 25MHz by programming the system clock frequency, so that the internal clock frequency is below 25MHz. Suppose an external clock frequency of 5.5MHz is applied with a divide by 88 internal frequency setting, the system clock speed is 62.5kHz or 8x slower than internal system clock. The acquisition times for this example will increase by 8. For a channel's conversion time setting of 2.048ms, the ISL28025 will have an acquisition time of 256s. FN8388 Rev.5.00 Nov 9, 2017 Page 43 of 52 ISL28025 Shunt Resistor Selection 0.5 In choosing a sense resistor, the following resistor parameters need to be considered; the resistor value, resistor temperature coefficient and resistor power rating. -0.5 GAIN (dB) -1.5 -2.5 The sense resistor value is a function of the full-scale voltage drop across the shunt resistor and the maximum current measured for the application. The maximum measurable range for the VSHUNT input (VINP - VINM) of the ISL28025 is 80mV. The ISL28025 allows the user to define a unique range other than 80mV. -3.5 -4.5 -5.5 -6.5 -7.5 ExtDiv = 0; (FreqInt = FreqExtClk / 8) -8.5 0.01 0.1 1 10 ExtClk FREQUENCY (MHz) 100 FIGURE 81. EXTERNAL CLOCK BANDWIDTH vs MEASUREMENT ACCURACY -0.5 -1.5 GAIN (dB) R sense V shunt_range (EQ. 16) Imeas Max In choosing a sense resistor, the sense resistor power rating should be taken into consideration. The physical size of a sense resistor is proportional to the power rating of the resistor. The maximum power rating for the measurement system is calculated as the Vshunt_range multiplied by the maximum measurable current expected. The power rating equation is represented in Equation 17. 0.5 -2.5 -3.5 P res_rating -4.5 -5.5 -6.5 ExtClk FREQUENCY = 45MHz -7.5 -8.5 0 Once the voltage range for the input is chosen and the maximum measurable current is known, the sense resistor value is calculated using Equation 16. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 ExtClkDiv BIT VALUE FIGURE 82. EXTERNAL CLOCK vs EXTERNAL BIT VALUE Figure 82 illustrates the effects of dividing the external clock frequency on the VSHUNT measurement accuracy. Figures 81 and 82 were generated by applying a DC voltage to the VSHUNT input and measuring the signal by way of an ADC conversion. Overranging Do not operate the ISL28025 outside the set voltage range. In the event of measuring a shunt voltage beyond the maximum set range (80mV) and lower than the clamp voltage of the protection diode (1V), the measured output reading may be within the accepted range but will be incorrect. V shunt_range Imeas Max (EQ. 17) A general rule of thumb is to multiply the power rating calculated in Equation 17 by 2. This allows the sense resistor to survive an event when the current passing through the shunt resistor is greater than the measurable maximum current. The higher the ratio between the power rating of the chosen sense resistor and the calculated power rating of the system (Equation 17), the less the resistor will heat up in high current applications. The Temperature Coefficient (TC) of the sense resistor directly degrades the current measurement accuracy. The surrounding temperature of the sense resistor and the power dissipated by the resistor will cause the sense resistor value to change. The change in resistor temperature with respect to the amount of current that flows through the resistor is directly proportional to the ratio of the power rating of the resistor versus the power being dissipated. A change in sense resistor temperature results in a change in sense resistor value. Overall, the change in sense resistor value contributes to the measurement accuracy for the system. The change in a resistor value due to a temperature rise can be calculated using Equation 18. R sense R sense Rsense TC Temperature (EQ. 18) Temperature is the change in temperature in Celsius. RsenseTC is the temperature coefficient rating for a sense resistor. Rsense is the resistance value of the sense resistor at the initial temperature. FN8388 Rev.5.00 Nov 9, 2017 Page 44 of 52 ISL28025 Table 49 is a shunt resistor look-up table for select full-scale current measurement ranges (ImeasMax). The table also provides the minimum rating for each shunt resistor. TABLE 49. SHUNT RESISTOR VALUES AND POWER RATINGS FOR SELECT MEASURABLE CURRENT RANGES The power dissipated by the 1m resistor is 6.4W. 1.6W is dissipated by the 4m resistor. 1.6W exceeds the rating limit of 1W for the 1m sense resistor. Another approach would be to use three shunt resistors in parallel as illustrated in Figure 84. 0.004 RSENSE/PRATING VSHUNT RANGE (PGA SETTING) ImeasMax 80mV 100A 800/8W 1mA 80/80W 10mA 8/800W 100mA 800m/8mW 500mA 160m/40mW 1A 80m/80mW 5A 16m/400mW 10A 8m/800mW 50A 1.6m/4W Using Equation 19, the power dissipated to each shunt resistor yields 3.2W for the 2m shunt resistors and 1.6W for the 4m shunt resistor. All shunt resistor are within the specified power ratings. 100A 0.8m/8W Layout 500A 0.16m/40W 0.002 0.002 FIGURE 84. INCREASING THE NUMBER OF SHUNT RESISTORS IN PARALLEL TO CREATE A SHUNT RESISTOR VALUE REDUCES THE POWER DISSIPATED BY EACH SHUNT RESISTOR It can be difficult to readily purchase shunt resistor values for a desired measurable current range. Either the value of the shunt resistor does not exist or the power rating of the shunt resistor is too low. To avoid this problem, use two or more shunt resistors in parallel to set the desired current measurement range. For example, an application requires a full-scale current of 100A with a maximum voltage drop across the shunt resistor of 80mV. From Table 49, this requires a sense resistor of 0.8m, 8W resistor. Assume the power ratings and the shunt resistor values to chose from are 1m4W, 2m/4W and 4m/4W. Let's use a 1m and a 4m resistor in parallel to create the shunt resistor value of 0.8m. Figure 83 shows an illustration of the shunt resistors in parallel. The layout of a current measuring system is equally important as choosing the correct sense resistor and the correct analog converter. Poor layout techniques can result in severed traces, signal path oscillations, and magnetic contamination, which all contribute to poor system performance. TRACE WIDTH Matching the current carrying density of a copper trace with the maximum current that will pass through is critical in the performance of the system. Neglecting the current carrying capability of a trace will result in a large temperature rise in the trace, and the loss in system efficiency due to the increase in resistance of the copper trace. In extreme cases, the copper trace could be severed because the trace could not pass the current. The current carrying capability of a trace is calculated using Equation 20. 1 0.004 0.001 Trace width FIGURE 83. SIMPLIFIED SCHEMATIC ILLUSTRATING THE USE OF TWO SHUNT RESISTORS TO CREATE A DESIRED SHUNT VALUE The power to each shunt resistor should be calculated before calling a solution complete. The power to each shunt resistor is calculated using Equation 19. 2 P shuntRes V shunt_range R sense FN8388 Rev.5.00 Nov 9, 2017 (EQ. 19) Imax 0.44 k T 0.725 (EQ. 20) Trace Thickness Imax is the largest current expected to pass through the trace. T is the allowable temperature rise in Celsius when the maximum current passes through the trace. TraceThickness is the thickness of the trace specified to the PCB fabricator in mils. A typical thickness for general current carrying applications (<100mA) is 0.5oz. copper or 0.7mils. For larger currents, the trace thickness should be greater than 1.0oz. or 1.4mils. A balance between thickness, width and cost needs to be achieved for each design. The coefficient k in Equation 20 changes depending on the trace location. For external traces, the value of k equals 0.048 while for internal traces the value of k reduces to 0.024. The k values and Equation 20 are stated per the ANSI IPC-2221(A) standards. Page 45 of 52 ISL28025 TRACE ROUTING It is always advised to make the distance between the voltage source, sense resistor, and load as close as possible. The longer the trace length between components will result in voltage drops between components. The additional resistance will reduce the efficiency of a system. The bulk resistance, , of copper is 0.67/in or 1.7/cm at +25C. The resistance of trace can be calculated from Equation 21. R trace Trace length Orthogonal routing for high current flow traces will result in current crowding, localized heating of the trace and a change in trace resistance. T EN R R CU OW FL CURRENT FLOW (EQ. 21) Trace width Trace thickness Figure 85 illustrates each dimension of a trace. FIGURE 87. USE ARCS AND 45 TRACES TO SAFELY ROUTE TRACES WITH LARGE CURRENT FLOWS The utilization of arcs and 45 traces in routing large current flow traces will maintain uniform current flow throughout the trace. Figure 87 illustrates the routing technique. TRACE THICKNESS TRACE WIDTH E AC TR GTH N LE FIGURE 85. ILLUSTRATION OF THE TRACE DIMENSIONS OF A STRIP LINE TRACE For example, assume a trace has 2oz. of copper or 2.8mil thickness, a width of 100mil and a length of 0.5in. Using Equation 21, the resistance of the trace is approximately 2m. Assume 1A of current is passing through the trace. A 2mV voltage drop would result from trace routing. Current Flow Current flowing through a conductor will take the path of least resistance. When routing a trace, avoid orthogonal connections for current bearing traces. CONNECTING SENSE TRACES TO THE CURRENT SENSE RESISTOR Ideally, a four terminal current sense resistor would be used as the sensing element. Four terminal sensor resistors can be hard to find in specific values and in sizes. Often a two terminal sense resistor is designed into the application. Sense lines are high impedance by definition. The connection point of a high impedance line reflects the voltage at the intersection of a current bearing trace and a high impedance trace. The high impedance trace should connect at the intersection where the sense resistor meets the landing pad on the PCB. The best place to make current sense line connection is on the inner side of the sense resistor footprint. The illustration of the connection is shown in Figure 88. Most of the current flow is at the outer edge of the footprint. The current ceases at the point the sense resistor connects to the landing pad. Assume the sense resistor connects at the middle of the each landing pad, this leaves the inner half of the each landing pad with little current flow. With little current flow, the inner half of each landing pad is classified as high impedance and perfect for a sense connection. FIGURE 86. AVOID ROUTING ORTHOGONAL CONNECTIONS FOR TRACES THAT HAVE HIGH CURRENT FLOWS. FN8388 Rev.5.00 Nov 9, 2017 Page 46 of 52 ISL28025 If possible, do not cross traces with high current. If a trace crossing cannot be avoided, cross the trace in an orthogonal manner and the furthest layer from the current bearing trace. The inference from the current bearing trace will be limited. SENSE TRACE LANDING PAD LANDING PAD CURRENT BEARING TRACE SENSE RESISTOR E OR TH IST OM ES FR E R NS SE SE N SE OR E T TH SIS TO RE TO SENSE CIRCUITRY SENSE TRACE SENSE RESISTOR SENSE TRACE LANDING PAD LANDING PAD When routing high current traces, avoid routing high impedance traces in parallel with high current bearing traces. One way of limiting the magnetic interference from high current traces is to closely route the paths connected to and from the sense resistor. The magnetic fields will cancel outside the two traces and add between the two traces. Figure 90 illustrates a magnetic field insensitive layout. SENSE TRACE CURRENT BEARING TRACE MAGNETIC INTERFERENCE B to B from The magnetic field generated from a trace is directly proportional to the current passing through the trace and the distance from the trace the field is being measured at. Figure 89 illustrates the direction the magnetic field flows versus current flow. B to B from CURRENT FLOW Current sense resistors are often smaller than the width of the traces that connect to the footprint. The trace connecting to the footprint is tapered at a 45 angle to control the uniformity of the current flow. CURRENT FLOW FIGURE 88. CONNECTING THE SENSE LINES TO A CURRENT SENSE RESISTOR B to B from FIGURE 90. CLOSELY ROUTED TRACES THAT CONNECT TO THE SENSE RESISTOR REDUCES THE MAGNETIC INTERFERENCE SOURCED FROM THE CURRENT FLOWING THROUGH THE TRACES A Trace as a Sense Resistor B oI 2 r FIGURE 89. THE CONDUCTOR ON THE LEFT SHOWS THE MAGNETIC FIELD FLOWING IN A CLOCKWISE DIRECTION FOR CURRENTS FLOWING INTO THE PAGE. CURRENT FLOW OUT OF THE PAGE HAS A COUNTER CLOCKWISE MAGNETIC FLOW The equation in Figure 89 determines the magnetic field, B, the trace generates in relation to the current passing through the trace, I, and the distance the magnetic field is being measured from the conductor, r. The permeability of air, o, is 4 *10-7 H/m. FN8388 Rev.5.00 Nov 9, 2017 In previous sections, the resistance and the current carrying capabilities of a trace were discussed. In high current sense applications, a design may utilize the resistivity of a current sense trace as the sense resistor. This section will discuss how to design a sense resistor from a copper trace. Suppose an application needs to measure current up to 200A. The design requires the least amount of voltage drop for maximum efficiency. The full-scale voltage range of 40mV is chosen. From Ohm's law, the sense resistor is calculated to be 200. The power rating of the resistor is calculated to be 8W. Assume the PCB trace thickness of the board equals 2oz./2.8mils and the maximum temperature rise of the trace is +20C. Using Equation 20 on page 45, the calculated trace width is 2.192in. The trace width, thickness and the desired sense resistor value is known. Utilizing Equation 21 on page 46, the trace length is calculated to be 1.832in. Page 47 of 52 ISL28025 CURRENT FLOW IN CURRENT FLOW OUT SENSE NEG() A DCR sense circuit is an alternative to a sense resistor. The DCR circuit utilizes the parasitic resistance of an inductor to measure the current to the load. A DCR circuit remotely measures the current through an inductor. The lack of components in series with the regulator to the load makes the circuit lossless. DCR CIRCUIT Rsen For the example discussed, the width of the trace in Figure 91 illustration would equal 2.192in and the length between the sense lines equals 1.832in. The width of the resistor is long for some applications. A means of shortening the trace width is to connect two traces in parallel. For calculation ease, assume the resistive traces are routed on the outside layers of a PCB. Using Equations 20 and 21, the width of the trace is reduced from 2.192in to 1.096in. When using multiple layers to create a trace resistor, use multiple vias to keep the trace potentials between the two conductors the same. Vias are highly resistive compared to a copper trace. Multiple vias should be employed to lower the voltage drop due to current flowing through resistive vias. Figure 92 illustrates a layout technique for a multiple layered trace sense resistor. VIA VIA TRACE TRACE PCB FIGURE 93. SIMPLIFIED CIRCUIT EXAMPLE OF A DCR A properly matched DCR circuit has an equivalent circuit seen by the ADC equals to Rdcr in Figure 93. Before deriving the transfer function between the inductor current and voltage seen by the ISL28025, let's review the definition of an inductor and capacitor in the Laplacian domain. Xc( f ) 1 j ( f ) C XL( f ) j ( f ) L (EQ. 22) Xc is the impedance of a capacitor related to the frequency and XL is the impedance of an inductor related to frequency. equals to 2f. f is the chop frequency dictated by the regulator. Using Ohm's law, the voltage across the DCR circuit in terms of the current flowing through the inductor is define in Equation 23. V dcr( f ) R dcr j ( f) L i L (EQ. 23) [1] In Equation 23, Rdcr is the parasitic resistance of the inductor. The voltage drop across the inductor (Lo) and the resistor (Rdcr) circuit is the same as the voltage drop across the resistor (Rsen) and the capacitor (Csen) circuit. Equation 24 defines the voltage across the capacitor (Vcsen) in terms of the inductor current (IL). V c(f) j(f)L R dcr 1 j(f)C senR sen TRACE 1 j(f)L R dcr R dcr i 1 j(f)C senR sen L (EQ. 24) VIA (B) TOP VIEW FIGURE 92. ILLUSTRATES A LAYOUT EXAMPLE OF A MULTIPLE LAYER TRACE RESISTOR The relationship between the inductor load current (IL) and the voltage across capacitor simplifies if the following component selection holds true; L R dcr FN8388 Rev.5.00 Nov 9, 2017 VINM FB BOTTOM (A) CROSS SECTION VIEW ADC 16-BIT LO Rdcr TOP PCB VINP Rsen + Rdcr PHASE FIGURE 91. ILLUSTRATES A LAYOUT EXAMPLE OF A CURRENT SENSE RESISTOR MADE FROM A PCB TRACE Figure 91 illustrates a layout example of a current sense resistor defined by a PCB trace. The serpentine pattern of the resistor reduces current crowding as well as limiting the magnetic interference caused by the current flowing through the trace. Csen BUCK REGULATOR LOAD SENSE POS(+) Lossless Current Sensing (DCR) The length of the trace between the two sense lines defines the sense resistor value. C sen R sen (EQ. 25) Page 48 of 52 ISL28025 If Equation 25 holds true, the numerator and denominator of the fraction in Equation 24 cancels out, reducing the voltage across the capacitor to the equation represented in Equation 26. Vc R dcr i L (EQ. 26) Most inductor datasheets will specify the average value of the Rdcr for the inductor. Rdcr values are usually below 1m with a tolerance averaging 8%. Common chip capacitor tolerances average to 10%. A DCR circuit is good for gross current measurements. As discussed, inductors and capacitors have high tolerances and are temperature dependent, which will result in less than accurate current measurements. In Figure 93, there is a resistor in series with the ISL28025 negative shunt terminal, VINM, with the value of Rsen + Rdcr. The resistor's purpose is to counter the effects of the bias current from creating a voltage offset at the input of the ADC. Inductors are constructed out of metal, which has a high temperature coefficient. The temperature drift of the inductor value could cause the DCR circuit to be untuned. An untuned circuit results in inaccurate current measurements along with a chop signal bleeding into the measurement. To counter the temperature variance, a temperature sensor may be incorporated into the design to track the change in component values. FN8388 Rev.5.00 Nov 9, 2017 Page 49 of 52 ISL28025 Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please visit the website to ensure you have the latest version. DATE REVISION CHANGE Nov 9, 2017 FN8388.5 Added ISL28025FR12Z, 20 lead QFN Quad Flat No-Lead Plastic Package 12V version. Updated the Related Literature section on page 1. Added Note 4 to the Ordering Information table. Added ISL28025FR12 to the VBUS entry in the Absolute Maximum Ratings table. Feb 19, 2016 FN8388.4 Changed the Polarity of the CNVR bit from HIGH to LOW when the ADC is making a conversion. See "CNVR: Conversion Ready D[1]" on page 28. Updated "Ordering Information" table on page 3 by adding Tape and Reel option column. Figure 73 on page 40, removed 0s from Address Byte and changed last "ACK" to "NACK". Figure 74 on page 41 added "NACK" before "STOP" Figure 76 on page 42, changed "signals from the ISL28025" to "signals to the ISL28025" added "NACK" to the diagram before the repeat start and changed last "ACK" to "NACK". Jun 17, 2015 FN8388.3 Added Related Literature section on page 1. Added DPM Portfolio Comparison table on page 5. Removed Typical Applications section (which included Figure 102) and made into an appnote (AN1955). Feb 17, 2015 FN8388.2 Changed Reference of ZL9050 in Figure 102 on page 51 to ISL8272M. Oct 24,2014 FN8388.1 "Vbus_OV_OT_Set D[5:0]" on page 31, changed step size from "1.95" to "5.71C" and added "The mathematical range is -144C to +221.4.C". Updated Table 23 on page 31 by adding column OT THRESHOLD VALUE. Changed title of Table 29 on page 32 from "Vbus_OV_OT_Set BITS DEFINED" to "Vshunt_OC_Set BITS DEFINED". Jun 30, 2014 FN8388.0 Initial release About Intersil Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing, and high-end consumer markets. For the most updated datasheet, application notes, related documentation, and related parts, see the respective product information page found at www.intersil.com. For a listing of definitions and abbreviations of common terms used in our documents, visit www.intersil.com/glossary. You can report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask. Reliability reports are also available from our website at www.intersil.com/support. (c) Copyright Intersil Americas LLC 2014-2017. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners. For additional products, see www.intersil.com/en/products.html Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com FN8388 Rev.5.00 Nov 9, 2017 Page 50 of 52 ISL28025 Package Outline Drawing WLCSP For the most recent package outline drawing, see W4x4.16C W4x4.16C (WLCSP 0.5mm PITCH) WAFER LEVEL CHIP SCALE PACKAGE Rev 1, 05/14 1.500 X Y 2.160 0.030 0.500 D C 16x 0.320 0.030 2.160 0.030 B A 0.330 (4X) 1 PIN 1 (A1 CORNER) 0.10 2 4 3 0.330 0.250 TOP VIEW BOTTOM VIEW Z SEATING PLANE 0.05 Z 0.280 PACKAGE OUTLINE 0.330 0.500 0.320 0.030 O0.10 M Z X Y O0.05 M Z 3 NSMD 0.240 0.030 RECOMMENDED LAND PATTERN 0.600 0.06mm SIDE VIEW NOTES: 1. All dimensions are in millimeters. 2. Dimension and tolerance per ASMEY 14.5M-1994, and JESD 95-1 SPP-010. 3. NSMD refers to non-solder mask defined pad design per Intersil Techbrief TB451. FN8388 Rev.5.00 Nov 9, 2017 Page 51 of 52 ISL28025 Package Outline Drawing For the most recent package outline drawing, see L20.4x4J L20.4x4J 20 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 9/16 4.00 4X 2.5 A 20X 0.50 B PIN 1 INDEX AREA PIN #1 CORNER (C 0 . 25) 24 19 1 18 4.00 2.45 (+ 0.10mm) (- 0.15mm) 13 0.15 (4X) 12 7 0.10 M C A B 0 . 07 24X 0 . 23 +- 0 . 05 4 24X 0 . 4 0 . 1 TOP VIEW BOTTOM VIEW SEE DETAIL "X" 0.10 C C 0 . 90 0 . 1 BASE PLANE ( 3 . 8 TYP ) SEATING PLANE 0.08 C SIDE VIEW ( 2 . 50 ) ( 20X 0 . 5 ) C 0 . 2 REF 5 ( 24X 0 . 25 ) 0 . 00 MIN. 0 . 05 MAX. ( 24X 0 . 6 ) DETAIL "X" TYPICAL RECOMMENDED LAND PATTERN NOTES: 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only. 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994. 3. Unless otherwise specified, tolerance : Decimal 0.05 4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. 5. Tiebar shown (if present) is a non-functional feature. FN8388 Rev.5.00 Nov 9, 2017 Page 52 of 52 Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Intersil: ISL28025FI12Z-T7A ISL28025FI60Z-T ISL28025FI12Z-T ISL28025FI60Z-T7A ISL28025EVAL1Z ISL28025EVKIT1Z