C
A
GND
GATE
Voltage Source
CBYP
BYP RSET
RSVD
RSET
Common Voltage Rail
EN
Enable
R2R1
TPS2419
www.ti.com
SLVS998B –FEBRUARY 2010–REVISED SEPTEMBER 2011
N+1 and ORing Power Rail Controller with Enable
Check for Samples: TPS2419
1FEATURES
•Control External FET for N+1 and ORing DESCRIPTION
•Controls Buses From 3 V to 16.5 V The TPS2419 controller, in conjunction with an
•External Enable external N-channel MOSFET, provides the reverse
current protection of an ORing diode with the
•N-Channel MOSFETControl efficiency of a MOSFET. The TPS2419 can be used
•Rapid Device Turnoff Protects Bus Integrity to combine multiple power supplies to a common bus
•Programmable Turn-Off Threshold in an N+1 configuration, or to combine redundant
input power buses.
•Soft Turn on Reduces Bus Transients
•Industrial Temperature Range: –40°C to 85°CApplications for the TPS2419 include a wide range of
systems including servers and telecom. These
•8-Pin TSSOP and SOIC Packages applications often have either N+1 redundant power
supplies, redundant power buses, or both. Redundant
APPLICATIONS power sources must have the equivalent of a diode
•N+1 Power Supplies OR to prevent reverse current during faults and
hotplug.
•Server Blades
•Telecom Systems Accurate voltage sensing and a programmable
turn-off threshold allows operation to be tailored for a
•High Availability Power Modules wide range of implementations and bus
characteristics. The TPS2419 brings out an enable
pin which allows the system to force the MOSFET off
under light-load, high noise conditions.
Table 1. Family Features
'2410 '2411 '2412 '2413 '2419
Enable input √ √ √
Linear gate control √ √
ON/OFF gate √ √ √
control
Turnoff √ √
comparator
filtering
Voltage monitoring √ √
MOSFET fault √ √
monitoring
Status pin √ √
Independent √ √ √ √
Supply Pin
Figure 1. Typical Application
1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Copyright ©2010–2011, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
TPS2419
SLVS998B –FEBRUARY 2010–REVISED SEPTEMBER 2011
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
PRODUCT INFORMATION(1)
MOSFET GATE
DEVICE TEMPERATURE PACKAGE(1) MARKING
CONTROL
PW (TSSOP-8) 2419
TPS2419 –40°C to 85°C ON/OFF
D (SO-8) 2419D
(1) For package and ordering information, see the Package Option Addendum at the end of this
document, or see the TI Web site at www.ti.com.
ABSOLUTE MAXIMUM RATINGS(1)
over recommended operating junction temperature range, voltages are referenced to GND (unless otherwise noted)
VALUE UNIT
A, C voltage –0.3 to 18 V
A above C voltage 7.5 V
C above A voltage 18 V
GATE, BYP voltage(2) –0.3 to 30 V
BYP to A voltage –0.3 to 13 V
GATE above BYP voltage 0.3 V
RSET(2) voltage –0.3 to 7 V
EN –0.3 to 5.5 V
GATE short to A or C or GND Indefinite
Human body model 2 kV
ESD Charged device model 500 V
TJMaximum junction temperature Internally limited °C
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Voltage should not be applied to these pins.
DISSIPATION RATINGS POWER RATING
PACKAGE θJA –Low k °C/W θJA –High k °C/W High k
TA= 85°C (mW)
PW (TSSOP) 258 159 250
D (SO) 176 97.5 410
2Copyright ©2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS2419
TPS2419
www.ti.com
SLVS998B –FEBRUARY 2010–REVISED SEPTEMBER 2011
RECOMMENDED OPERATING CONDITIONS
voltages are referenced to GND (unless otherwise noted) MIN NOM MAX UNIT
A, C Input voltage range(1) 0 16.5 V
A to C Operational voltage 5 V
EN Input voltage range 0 5 V
R(RSET) Resistance range(2) 1.5 ∞kΩ
C(BYP) Capacitance Range(2) 800 2200 10k pF
TJOperating junction temperature –40 125 °C
(1) V(C) must exceed 2.5 V for normal operation and 3 V to meet gate drive specification
(2) Voltage should not be applied to these pins.
ELECTRICAL CHARACTERISTICS(1)
Common conditions (unless otherwise noted) are: [3 V ≤( V(A), V(C) )≤18 V ] , C(BYP) = 2200 pF, R(RSET) = open, EN = 2 V,
GATE = open, –40°C≤TJ≤125°C, positive currents into pins, typical values are at 25°C, all voltages with respect to GND.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
A, C
V(C) rising 2.25 2.5
Supply UVLO V
Hysteresis 0.25
| I(A) |, Gate in active region 0.66 1
A current mA
| I(A) |, Gate saturated high 0.1
Worst case, gate in active region, V(AC) ≤0.1 V 4.25 6
C current mA
Gate saturated high, V(AC) ≤0.1 V 1.2
EN
Threshold voltage V(EN) rising 1.25 1.3 1.35 V
Hysteresis 29 mV
V(AC) = 0.1 V, V(EN)↑: 1.1 V →1.4 V, measure 0.65 1
period to V(GATE) = 0.25 V
Response time μs
V(AC) = 0.1 V, V(EN)↓: 1.4 V →1.1 V, measure 0.3 0.6
period to V(GATE) = V(ON) - 0.25 V
Leakage current (source or sink) V(EN) = 0.5 V 1 μA
TURN ON
Forward turn-on voltage - VON V(A-C) 58 65 71 mV
TURN OFF
Gate sinks >10 mA at V(GATE-A) = 2 V
V(A-C) falling, R(RSET) = open 1 3 5
Turn-off threshold voltage mV
V(A-C) falling, R(RSET) = 28.7 kΩ-17 -13.25 -10
V(A-C) falling, R(RSET) = 3.24 kΩ-170 -142 -114
V(A) = 12 V, V(A-C): 20 mV → –20 mV,
Turn-off delay 70 ns
V(GATE-A) begins to decrease
V(A) = 12 V, C(GATE-GND) = 0.01 μF, V(A-C):
Turn-off time 20 mV → –20 mV, measure the period to 130 ns
V(GATE) = V(A)
(1) Parameters with only typical values are provided for reference only, and do not constitute part of TI's published device specifications for
purposes of TI's product warranty.
Copyright ©2010–2011, Texas Instruments Incorporated 3
Product Folder Link(s): TPS2419
+
-
+
-
A
GATE
Charge Pump
and Bias Supply
VDD
Bias and
Control
VDD
HVUV
en
HVUV
Thermal Shutdown
(135ºC)
VBIAS
0.5V
RSET
10V A
BYP
C
GND
3mV
en
RSVD
en
TURNOFF
COMP.
TURNON
COMP.
VDD
1.3V
EN
S
R
Q
Q
en
MULTISTAGE
PULLDOWN
C
+
-
+
-
+
-
VON
TPS2419
SLVS998B –FEBRUARY 2010–REVISED SEPTEMBER 2011
www.ti.com
ELECTRICAL CHARACTERISTICS(1) (continued)
Common conditions (unless otherwise noted) are: [3 V ≤( V(A), V(C) )≤18 V ] , C(BYP) = 2200 pF, R(RSET) = open, EN = 2 V,
GATE = open, –40°C≤TJ≤125°C, positive currents into pins, typical values are at 25°C, all voltages with respect to GND.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
GATE
V(C) = 3 V, V(A-C) = 200 mV 6 7 8
Gate positive drive voltage, V(GATE-A) V
5 V ≤VC≤18 V, V(A-C) = 200 mV 9 10.2 11.5
Gate source current V(A-C) = 200 mV, V(GATE-A) = 4 V 250 290 350 μA
V(A-C) =–0.1 V
V(GATE) = 8 V 1.75 2.35 A
Turn-off pulsed current, I(GATE) V(GATE) = 5 V 1.25 1.75
Period 7.5 12.5 μs
V(A-C) =–0.1 V, 3 V ≤VC≤18 V,
Sustain turn-off current, I(GATE) 15 19.5 mA
2 V ≤V(GATE) ≤18 V
MISCELLANEOUS
Thermal shutdown temperature Temperature rising, TJ135 °C
Thermal hysteresis 10 °C
FUNCTIONAL BLOCK DIAGRAM
4Copyright ©2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS2419
A
GND
RSVD
BYP
C
GATE
1
4
8
RSET
EN
5
TPS2419
www.ti.com
SLVS998B –FEBRUARY 2010–REVISED SEPTEMBER 2011
PW and D PACKAGE
(TOP VIEW)
TERMINAL FUNCTIONS
TERMINAL I/O DESCRIPTION
NAME NO.
Connect a resistor to ground to program the turn-off threshold. Leaving RSET open results in a slightly
RSET 1 I positive V(A-C) turn-off threshold.
EN 2 I Pull EN above 1.3 V to permit normal ORing operation. A low on EN holds GATE low.
RSVD 3 PWR This pin must be connected to GND.
GND 4 PWR Device ground.
GATE 5 O Connect to the gate of the external MOSFET. Controls the MOSFET to emulate a low forward-voltage diode.
Voltage sense input that connects to the simulated diode cathode, and also serves as the bias supply for the
C 6 I gate drive charge pump and internal controls. Connect to the MOSFET drain in the typical configuration.
Voltage sense input that connects to the simulated diode anode, and also serves as the reference for the
A 7 I charge-pump bias supply on BYP. Connect to the MOSFET source in the typical configuration.
BYP 8 I/O Connect a capacitor from BYP to A to filter the gate drive supply voltage.
Copyright ©2010–2011, Texas Instruments Incorporated 5
Product Folder Link(s): TPS2419
-470.02
R(RSET) V - 0.00314
(OFF)
æ ö
ç ÷
=ç ÷
è ø
TPS2419
SLVS998B –FEBRUARY 2010–REVISED SEPTEMBER 2011
www.ti.com
DETAILED DESCRIPTION
The following descriptions refer to the pinout and the functional block diagram.
A, C: The A pin serves as the simulated diode anode and the C as the cathode. GATE is driven high when V(A-C)
exceeds 65 mV. A strong GATE pull-down is applied when V(A-C) is less than the programmable turn-off threshold
(see RSET). These two thresholds serve as a hysteretic GATE control with the ON/OFF state preserved until the
next (opposite) threshold cross.
The internal charge pump output, which provides bias power to the comparators and voltage to drive GATE, is
referenced to A. Some charge pump current appears on A.
C is both the cathode voltage sense and the bias supply for the gate-drive charge pump and other internal
circuits. This pin must be connected a source that is 3 V or greater when the external MOSFET is to be turned
on.
A 0.01-μF minimum bypass capacitor to GND is recommended for both A and C inputs. A and C connections to
the bypass capacitor and the controlled MOSFET should be short and low impedance.
The inputs are protected from excess differential voltage by a clamp diode and series resistance. If C falls below
A by more than about 0.7 V, a small current flows out of C. Configurations which permit C to be more than 6 V
lower than A should be avoided.
BYP: BYP is the internal charge pump output, and the positive supply voltage for internal comparator circuits and
GATE driver. A capacitor must be connected from BYP to A. While the capacitor value is not critical, a 2200-pF
ceramic is recommended. Traces to this part must be kept short and low impedance to provide adequate filtering.
Shorting this pin to a voltage below A damages the TPS2419.
EN: A voltage greater than 1.3 V on EN permits the TPS2419 to operate in its normal ORing mode. A voltage
below the lower threshold forces GATE to remain low, however EN going high will not automatically turn GATE
ON. EN going low when GATE is high engages the sustain current pulldown. EN should not be driven higher
than its recommended maximum voltage.
GATE: Gate controls the external N channel MOSFET gate. GATE is driven positive with respect to A by a driver
operating from the voltage on BYP. A time-limited high current discharge source pulls GATE to GND when the
turn-off comparator is activated. The high-current discharge is followed by a sustaining pull-down. The turn-off
circuits are disabled by the thermal shutdown, leaving a resistive pull-down to keep the gate from floating. The
gate connection should be kept low impedance to maximize turn-off current.
GND: This is the input supply reference. GND should have a low impedance connection to the ground plane. It
carries several Amperes of rapid-rising discharge current when the external MOSFET is turned off, and also
carries significant charge pump currents.
RSET: A resistor connected from this pin to GND sets the V(A-C) turn-off comparator threshold. The threshold is
slightly positive when the RSET pin is left open. Current drawn by the resistor programs the turn-off voltage to
increasing negative values. The TPS2419 must have a negative threshold programmed to avoid an unstable
condition at light load. The expression for R(RSET) in terms of the turn-off voltage ( V(OFF)= V(A) - V(C)) follows.
(1)
The units of the numerator are (V ×V/A). V(OFF) is positive for V(A) greater than V(C), V(OFF) is less than 3 mV, and
R(RSET) is in ohms.
RSVD: Connect to ground.
6Copyright ©2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS2419
0.5
1.5
2.0
2.5
3.0
0 2 4 6 8 10
I(GATE) − A
V − V
(GATE - GND)
1.0
0.0
T =125 C
J
o
T =85 C
J
o
T =25 C
J
o
T =-40 C
J
o
R =Open
(RSET)
1.5
2.5
3.5
4.5
5.0
−40 −20 0 20 40 60 80 100 120
V(AC) − mV
T − JunctionT
Jemperature − C
o
4.0
3.0
2.0
1.0
T =125 C
J
o
T =25 C
J
o
T =-40 C
J
o
10
20
40
50
60
2 4 6 8 10 12 14 16 18
Delay − sm
V − V
DD
30
0
T =-40 C
J
o
T =125 C
J
o
T =25 C
J
o
0.5
1.0
2.0
2.5
3.0
2 4 6 8 10 12 14 16 18
I(VDD) − mA
V − V
C
1.5
0.0
TPS2419
www.ti.com
SLVS998B –FEBRUARY 2010–REVISED SEPTEMBER 2011
TYPICAL CHARACTERISTICS
TURNOFF THRESHOLD PULSED GATE SINKING CURRENT
vs vs
TEMPERATURE GATE VOLTAGE
Figure 2. Figure 3.
TURNON DELAY I(C)
vs vs
V(C) V(C)
(POWER APPLIED UNTIL GATE IS ACTIVE) (GATE SATURATED HIGH)
Figure 4. Figure 5.
Copyright ©2010–2011, Texas Instruments Incorporated 7
Product Folder Link(s): TPS2419
1.25
1.26
1.27
1.28
1.29
1.3
1.31
1.32
-40 -20 0 20 40 60 80 100 120
T -JunctionTemperature-°C
J
ENHysteresis~29mV
ENRising
ENFalling
EN-Threshold-V
64.5
64.6
64.7
64.8
64.9
65
65.1
65.2
65.3
65.4
65.5
-40 -20 0 20 40 60 80 100 120
T -Temperature-°C
J
V -mV
ON
Time1ms/DIV
GATEdrives10nFtoGND
V =12V,R =61.9 W
C SET W
VA-C
Turnoff
Threshold
VGATE
Turnon
Threshold
10V/DIV 20mv/DIV
TPS2419
SLVS998B –FEBRUARY 2010–REVISED SEPTEMBER 2011
www.ti.com
TYPICAL CHARACTERISTICS (continued)
TURN ON VOLTAGE ENABLETHRESHOLD
vs vs
TEMPERATURE TEMPERATURE
Figure 6. Figure 7.
EXAMPLE TURNON AND TURNOFF
Figure 8.
8Copyright ©2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS2419
Time100ns/DIV
GATEdrives10nFtoGND
V =12V,R =61.9 W
C SET W
VA-C
VGATE
V =V
GATE A
Turnoff
Threshold
135ns
IGATE
10V/DIV 1 A/DIV
20mv/DIV
TPS2419
www.ti.com
SLVS998B –FEBRUARY 2010–REVISED SEPTEMBER 2011
TYPICAL CHARACTERISTICS (continued)
EXAMPLE TURNOFF
Figure 9.
Copyright ©2010–2011, Texas Instruments Incorporated 9
Product Folder Link(s): TPS2419
V(AC)
V(GATE)
VON
Gate
ON
Gate
OFF
3mV
Programmable
Fast Turn-off
ThresholdRange
TPS2419
SLVS998B –FEBRUARY 2010–REVISED SEPTEMBER 2011
www.ti.com
APPLICATION INFORMATION
OVERVIEW
The TPS2419 is designed to allow an output ORing in N+1 power supply applications (see Figure 11), and an
input-power bus ORing in redundant source applications (see Figure 12). The TPS2419 and external MOSFET
emulate a discrete diode to perform this unidirectional power combining function. The advantage to this
emulation is lower forward voltage drop and higher efficiency.
The TPS2419 turns the MOSFET on and off like a comparator with hysteresis as shown in Figure 10. GATE is
driven high when V(A-C) exceeds 65 mV, and driven low if V(A-C) falls below the RSET programmed turn-off
threshold. Operation of the TPS2419 is demonstrated in Figure 8 where an ac-coupled square wave is applied
from A to C. Figure 8 shows the condition where the MOSFET gate is initially at GND, and V(A-C) is less than 65
mV. When the turn-on threshold is exceeded, the TPS2419 turns on the MOSFET gate, and charges it to V(BYP).
The gate stays high even though V(A-C) is less than the turn-on threshold. The TPS2419 pulls the gate to GND
when V(A-C) falls below the turn-off threshold.
System designs should account for the inherent delay between a TPS2419 circuit becoming forward biased, and
the MOSFET actually turning ON. The delay is the result of the MOSFET gate capacitance charge from ground
to its threshold voltage by the 290 μA gate current. If there are no additional sources holding a common ORed
rail voltage up, the MOSFET internal diode will conduct and maintain voltage on the ORed output. The ORed
input supply will experience a momentary large current draw as the MOSFET turns on, shorting the internal diode
and charging the bus capacitance.
Figure 10. TPS2419 Operation
The operation of the TPS2419 is summarized in Table 2.
Table 2. Operation as a Function of V(AC)
V(A-C) ≤Turnoff Threshold(1) Turnoff Threshold(1) ≤V(A-C) ≤65 mV V(A-C) >65 mV
Depends on previous state(1)
TPS2419 Gate pulled to GND GATE pulled high (ON)
(Hysteresis region)
(1) Turnoff threshold is established by the value of RSET.
N+1 POWER SUPPLY –TYPICAL CONNECTION
The N+1 power supply configuration shown in Figure 11 is used where multiple power supplies are paralleled for
either higher capacity, redundancy or both. If it takes N supplies to power the load, adding an extra identical unit
in parallel permits the load to continue operation in the event that any one of the N supplies fails. The supplies
are ORed together, rather than directly connected to the bus, to isolate the converter output from the bus when it
is plugged-in or fails short. Thus, the TPS2419 with an external MOSFET emulates the function of the ORing
diode.
ORed supplies are usually designed to share power by various means, although the desired operation could
implement an active and standby concept. Sharing approaches include both passive, or voltage droop, and
active methods. Not all of the output ORing devices may be ON depending on the sharing control method, bus
loading, distribution resistances, and tolerances.
10 Copyright ©2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS2419
Common Bus
Concept
EN
A
C
GND
GATE
Power Conversion Block
Input
Voltage
Power
Bus
Implementation
CBYP
BYP
DC/DC
Converter
DC/DC
Converter
RSVD
EN
A
C
GND
GATE
LOAD
Implementation
BYP
A
C
GND
GATE
BUS1
BUS2
Backplane
Power Buses
CBYP
CBYP
BYP
Plug-In Unit
Common
Buses
Concept
Hotswap DC/DC
Converter
EN
TPS2419
www.ti.com
SLVS998B –FEBRUARY 2010–REVISED SEPTEMBER 2011
Figure 11. N+1 Power Supply Example
INPUT ORing –TYPICAL CONNECTION
Figure 12 shows how redundant buses may be ORed to a common point to achieve higher reliability. It is
possible to have both MOSFETs ON at once if the bus voltages are matched, or the combination of tolerance
and regulation causes both TPS2419 circuits to see a forward voltage. The ORing MOSFET will disconnect the
lower-voltage bus, protecting the remaining bus from potential overload by a fault.
Figure 12. Example ORing of Input Power Buses
Copyright ©2010–2011, Texas Instruments Incorporated 11
Product Folder Link(s): TPS2419
-470.02
R(RSET) V - 0.00314
(OFF)
æ ö
ç ÷
=ç ÷
è ø
TPS2419
SLVS998B –FEBRUARY 2010–REVISED SEPTEMBER 2011
www.ti.com
SYSTEM DESIGN AND NOISE ISSUES
In noisy system environments, the low impedance of a MOSFET coupled with a default positive turn off threshold
voltage might result in unwanted ON/OFF GATE cycling. Ideally the best way to approach the problem is with a
clean layout and noise free system design. Since design constraints limit the ability to improve this, the following
suggestions can be employed with the TPS2419.
•Set the turn off threshold negative using the RSET pin. This is required to operate at light load, but does
permit reverse current.
•If current monitoring is used in the system, take advantage of the shunt resistor and connect the A and C pins
across the shunt and FET. This increases the sense resistance, reducing noise sensitivity by increasing the
signal levels while reducing the permitted reverse current.
•Disable the device using EN under light load conditions.
RECOMMENDED OPERATING RANGE
The maximum recommended bus voltage is lower than the absolute maximum voltage ratings on A and C, solely
to provide some margin for transients on the bus. The TPS2419 will operate properly up to the absolute
maximum voltage ratings on A and C.
Most power systems experience transient voltages above or below the normal operating level. Short transients,
or voltage spikes, may be clamped by the ORing MOSFET to an output capacitor and/or voltage rail depending
on the system design. Protection may be required on the input or output if the system design does not inherently
limit transient voltages between the TPS2419 absolute maximum ratings (positive or negative).
Protection for positive transients that would exceed the absolute maximum limits may be accomplished with a
TVS diode (transient voltage suppressor) clamp to ground, or a diode clamp to a safe voltage rail. If a TVS is
required, it must protect to the absolute maximum ratings at the worst case clamping current. Protection for
negative transients that would drive pins (e.g. C) below the absolute maximum limits may be accomplished with a
diode clamp to ground. Limit transient current in or out of the TPS2419 to less than 50 mA. Transients can also
be controlled by bus capacitance or composite snubber/clamps such as a zener-blocked large capacitor with a
discharge resistor in parallel.
MOSFET SELECTION AND R(RSET)
MOSFET selection criteria include voltage rating, voltage drop, power dissipation, size, and cost. The voltage
rating consists of both the ability to withstand the rail voltage with expected transients, and the gate breakdown
voltage. The MOSFET gate rating should exceed be the maximum of the controlled rail voltage or 11.5 V.
While rDS(on) is often chosen with the power dissipation, voltage drop, size and cost in mind, there are several
other factors to be concerned with in ORing applications. When using a TPS2419 with RSET programmed to a
negative voltage, the permitted static reverse current is equal to the turn-off threshold divided by the MOSFET's
rDS(on). While this current may actually be desirable in some systems, the amount may be controlled by selection
of rDS(on) and RSET. The practical range of rDS(on) for a single MOSFET runs from the low milliohms to 40 mΩfor
a single MOSFET.
MOSFETs may be paralleled for lower voltage drop (power loss) at high current. Current sharing depends on the
resistance match including both the rDS(on), connection resistance, and thermal coupling.
The TPS2419 may only be operated without an RSET programming resistor if the loading provides a V(A-C)
greater than 3 mV. A negative turnoff threshold reduces sensitivity to false tripping due to noise on the bus, but
permits larger static reverse current. Installing a resistor from RSET to ground creates a negative shift in the
turn-off threshold per Equation 2.
(2)
12 Copyright ©2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS2419
I(TURN_OFF) =- 1 A
V(THRESHOLD)
rDS(on)
-10mV
10mW
I(TURN_OFF) =
I(TURN_OFF) =
EN
A
C
GND
GATE
VIN
2200pF BYP
VOUT
RGATE2
RGATE1
61.9kW
RSET
0.47mF
0.47mF
M1, M2
CSD16401
“1”
0.47mF
TPS2419
www.ti.com
SLVS998B –FEBRUARY 2010–REVISED SEPTEMBER 2011
To obtain a -10 mV turnoff ( V(A) is less than V(C) by 10 mV ), R(RSET) = (–470.02/ ( –0.01–0.00314) ) ≈35.7 kΩ. If
a 10 mΩrDS(on) MOSFET was used, the reverse turnoff current would be calculated as follows.
(3)
The sign indicates that the current is reverse, or flows from the MOSFET drain to source ( C to A ).
The turn-off speed of a MOSFET is influenced by the effective gate-source and gate-drain capacitance CISS).
Since these capacitances vary a great deal between different vendor parts and technologies, they should be
considered when selecting a MOSFET where the fastest turn-off is desired.
GATE DRIVE, CHARGE PUMP AND C(BYP)
Gate drive of 290 μA typical is generated by an internal charge pump and current limiter. Make sure to use low
impedance traces and good bypass on A and C to avoid having the large charge pump currents interfere with
voltage sensing. The GATE drive voltage is referenced to V(A) as GATE will only be driven high when V(A) >V(C).
The capacitor on BYP (bypass) must be used in order to form a quiet supply for the internal high-speed
comparator.
Gate Drive Resistance and Output Transients
The strong gate (pulsed) pull-down current can turn the ORing MOSFET(s) off in the 100 - 200 ns time frame.
While this serves to rapidly stop the reverse current buildup, it has a side effect of inducing a voltage transient on
the input bus, the output bus, and ground. One transient source is the GATE turn-off current itself, which excites
parasitic L-C tank circuits. A second transient source is the energy stored in power bus inductance driving a
voltage surge and ringing as reverse MOSFET current is interrupted. Both of these effects can be reduced by
limiting the GATE discharge current with a series resistor in the 10 Ωto 200 Ωrange. This both reduces the peak
discharge current, and slows the MOSFET turnoff, reducing the di/dt. A careful tradeoff of peak reverse current
and the effects of the voltage transient may be required.
An example of turnoff speed with and without GATE resistance is illustrated by the circuit of Figure 13.Figure 14
and Figure 15 show GATE, the MOSFET gate, and VC-ac for similar turnoff transients and gate resistors of 0 Ω
and 51 Ω. A substancial reduction in noise is shown for a difference of 90ns in actual current termination. These
techniques may be used in conjunction with clamping and snubbing techniques discussed in RECOMMENDED
OPERATING RANGE.Figure 13 also demonstrates the filtering discussed in the next section.
Figure 13. Circuit for Gate Resistor Waveforms
Copyright ©2010–2011, Texas Instruments Incorporated 13
Product Folder Link(s): TPS2419
Time50ns/DIV
Turnon
Threshold
Configuration:2x(CSD16401,
TIwith0 gateresistors)W
VCOutput
MOSFET
stopsconducting
VGATE_2419
VGATE_MOSFET
10V/DIV
100mv/DIV
AC_Coupled
10V/DIV
Time50ns/DIV
Configuration:2x(CSD16401,
TIwith51 ingate)W
VCOutput
MOSFET
stopsconducting
VGATE_2419
VGATE_MOSFET
10V/DIV
100mv/DIV
AC_Coupled
10V/DIV
TPS2419
SLVS998B –FEBRUARY 2010–REVISED SEPTEMBER 2011
www.ti.com
Figure 14. Gate Turnoff Waveforms with RGATE = 0Ω
Figure 15. Gate Turnoff Waveforms with RGATE = 51Ω
14 Copyright ©2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS2419
0.47mF0.47mF
0.47mF
TO “C”
FROM “GATE”
Z = 600W,
0.1W, 2A
TO “A”
CASE 1
0.47mF 0.47mF
0.47mF
TO “C”
FROM “GATE”
TO “A”
CASE 2
1W
TPS2419
www.ti.com
SLVS998B –FEBRUARY 2010–REVISED SEPTEMBER 2011
Input Filtering
Voltage transients, converter switching noise and ripple, and ringing due to current interruptions can potentially
cause undesired on-off cycling, especially at very light loads. This includes voltage gradients (especially at MHz
frequencies) across the ground plane effecting the apparent V(A) and V(C). The effects of these unwanted signals
can be reduced by providing input filtering as shown in Figure 16 and Figure 13. There are two potential
problems that the filter might have to help with, 1) internally generated switching noise, and 2) fast ringing
transients caused by nearby power system events. Case 2 (in Figure 16) filtering is better at suppressing internal
switching noise and Case 1 is better for large bus transients in the megahertz range. The "Z" element in CASE 1
is a high-impedance ferrite bead with low resistance to limit the dc voltage error. The L-C filter limits the apparent
V(A) voltage swings during high-speed transients. The L-C in series with A also causes a phase delay in sensed
steady-state switching noise, creating an apparent additional V(AC).
The filter capacitors should be located close to the TPS2419's GND pin and be connected to GND by a solid
plane. The A-C capacitor should be located directly across the TPS2419 pins. These values were empirically
chosen in a particular test setup and may have to be tuned for different systems.
The waveform of Figure 17 shows turnon in the presence of 135 mVpp ripple by the circuit of Figure 13. The
ORing circuit was loaded with 10 kΩparallel to 0.1 µF, and had only a -4.5 mV turnoff threshold. This condition is
often difficult to turn on into due to the V(A-C) difference that occurs when the MOSFET diode peak charges the
output. The output voltage was monitored with the oscilloscope probe ac-coupled, causing visual artifacts due to
the probe settling time. The increase in output ripple is evident as the dynamic impedance of the MOSFET diode
is shorted by the channel resistance.
Selection of the A and C sense points can also play a role in limiting unwanted turnoff events. Sensing voltages
at bus bypass capacitors may benefit operation by limiting the apparent switching and transient noise.
The TPS2419 uses C as both a voltage sense and power pin. Placing resistance in this lead will cause a
reduction in V(C) due to IxR voltage drop, changing the apparent turnon and turnoff thresholds.
Figure 16. Input Filtering Configurations
Copyright ©2010–2011, Texas Instruments Incorporated 15
Product Folder Link(s): TPS2419
Time10 s/DIVm
V =12V,
Load=10k ||0.1 F
C
W m
VA-C
Noteslight(-)offset
indifferentialprobe
VGATE
V Output
C
135mVPP
10V
100mv/DIV
AC_Coupled
200mV/DIV
15V
TPS2419
SLVS998B –FEBRUARY 2010–REVISED SEPTEMBER 2011
www.ti.com
Figure 17. Turnon with Noisy Power Rail
SUMMARIZED DESIGN PROCEDURE
The following is a summarized design procedure:
1. Noise voltage and impedance at the A and C pins should be kept low. A minimum 0.01 μF or more may be
required.
2. Select C(BYP) as 2200 pF, X7R, 25-V or 50-V ceramic capacitor.
3. Select the MOSFET based on considerations of voltage drop, power dissipated, voltage ratings, and gate
capacitance. See sections: MOSFET Selection and RSET.
4. Select R(RSET) based on which MOSFET was chosen and reverse current considerations –see MOSFET
Selection and RSET.
5. Make sure to connect RSVD to ground
Layout Considerations
1. The TPS2419, MOSFET, and associated components should be used over a ground plane.
2. The GND connection should be short and wide, with multiple vias to ground.
3. A and C bypass capacitors should be adjacent to the pins with a minimal ground connection length to the
plane.
4. The GATE connection should be short and wide (e.g., 0.025" minimum).
5. Route the A and C sense lines away from noisy sources, and avoid large ground bounce between the
MOSFET and TPS2419.
6. R(SET) should be kept immediately adjacent to the TPS2419 with short leads.
7. C(BYP) should be kept immediately adjacent to the TPS2419 with short leads.
16 Copyright ©2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS2419
TPS2419
www.ti.com
SLVS998B –FEBRUARY 2010–REVISED SEPTEMBER 2011
REVISION HISTORY
Changes from Original (February 2010) to Revision A Page
•Changed the data sheet From: Preview To: Production Data .............................................................................................. 1
•Changed the Overview section - paragraph 2 From: MOSFET gate is initially low, and V(AC) is less than 64 mV. To:
MOSFET gate is initially at GND, and V(A-C) is less than 65 mV. ........................................................................................ 10
•Changed the Overview section - paragraph 2, From: The TPS2419 turns on the MOSFET gate, and charges it to
V(BYP) once the turn-on threshold is exceeded. To: When the turn-on threshold is exceeded, the TPS2419 turns on
the MOSFET gate, and charges it to V(BYP) ........................................................................................................................ 10
•Changed the Overview section - paragraph 3 From: The ORed input supply will experience a momentary large load
as the MOSFET turns on, shorting the internal diode and charging the bus capacitance. To: The ORed input supply
will experience a momentary large current draw as the MOSFET turns on, shorting the internal diode and charging
the bus capacitance. ........................................................................................................................................................... 10
•Changed the RECOMMENDED OPERATING RANGE section, paragraph 1 From: The TPS2419 will operate
properly up to the absolute maximum voltage ratings on A, C, and VDD. To: The TPS2419 will operate properly up to
the absolute maximum voltage ratings on A and C. ........................................................................................................... 12
Changes from Revision A (March 2010) to Revision B Page
•Added updated marking information ..................................................................................................................................... 2
Copyright ©2010–2011, Texas Instruments Incorporated 17
Product Folder Link(s): TPS2419
PACKAGE OPTION ADDENDUM
www.ti.com 26-Aug-2011
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status (1) Package Type Package
Drawing Pins Package Qty Eco Plan (2) Lead/
Ball Finish MSL Peak Temp (3) Samples
(Requires Login)
TPS2419D ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TPS2419DR ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TPS2419PW ACTIVE TSSOP PW 8 150 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TPS2419PWR ACTIVE TSSOP PW 8 2000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
TPS2419PWR TSSOP PW 8 2000 330.0 12.4 7.0 3.6 1.6 8.0 12.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 14-Jul-2012
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TPS2419PWR TSSOP PW 8 2000 367.0 367.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 14-Jul-2012
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All
semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time
of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which
have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such
components to meet such requirements.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated
