1PS8155A 11/06/00
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74ALVCH16500
18-Bit Universal Bus Transceiver
With 3-State Outputs
Logic Block Diagram
Product Description
Pericom Semiconductors PI74ALVCH series of logic circuits are
produced using the Companys advanced 0.5 micron CMOS
technology, achieving industry leading speed.
The 18-bit PI74ALVCH16500 univeral bus transceiver is designed
for 2.3V to 3.6V Vcc operation.
Data flow in each direction is controlled by Output Enable (OEAB
and OEBA), Latch- Enable (LEAB and LEBA), and clock (CLKAB
and CLKBA) inputs. For A- to-B data flow, the device operates in
the transparent mode when LEAB is high. When LEAB is low, the
A data is latched if CLKAB is held at a high or low logic level. If
LEAB is low, the A data is stored in the latch/flip-flop on the high-
to-low transition of CLKAB. Output-enable OEAB is active high.
When OEAB is high, the B-port outputs are active. When OEAB is
low, the B-port outputs are in the high-impedence state.
Data flow for B to A is similar to that of A to B but uses OEBA,
LEBA, and CLKBA. The Output Enables are complementary
(OEAB is active HIGH and OEBA is active LOW).
To ensure the high-impedance state during power up or power
down, OEBA should be tied to Vcc through a pull-up resistor and
OEAB should be tied to GND through a pulldown resistor; the
minimum value of the resistor is determined by the current-sinking/
current-sourcing capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating
data inputs at a valid logic level.
Product Features
•PI74ALVCH16500 is designed for low voltage operation
•VCC = 2.3V to 3.6V
•Hysteresis on all inputs
•Typical VOLP (Output Ground Bounce)
< 0.8V at VCC = 3.3V, TA = 25°C
•Typical VOHV (Output VOH Undershoot)
< 2.0V at VCC = 3.3V, TA = 25°C
•Bus Hold retains last active bus state during 3-State
eliminating the need for external pullup resistors
•Industrial operation at 40°C to +85°C
•Packages available:
56-pin 240 mil wide plastic TSSOP (A)
56-pin 300 mil wide plastic SSOP (V)
CLKBA
TO 17 OTHER CHANNELS
OEBA
A1
C1
1D
3
27
30
CLKAB
LEAB
LEBA 28
2
55
OEAB 1
1D
C1
CLK
1D
C1
CLK
B1
54