Features * * * * * * * * * * * * AM/FM Tuner Front End with Integrated PLL AM Up-conversion System (AM-IF: 10.7 MHz) FM Down-conversion System (FM-IF: 10.7 MHz) IF Frequencies up to 25 MHz Fine-tuning Steps: AM = 1 kHz and FM = 50 kHz/25 kHz/12.5 kHz Fast Fractional PLL (Lock Time < 1 ms) Inclusive Spurious Compensation Fast RF-AGC, Programmable in 1-dB Steps Fast IF-AGC, Programmable in 2-dB Steps Fast Frequency Change by 2 Programmable N-divider Two DACs for Automatic Tuner Alignment High S/N Ratio 3-wire Bus (Enable, Clock and Data; 3V and 5V Microcontrollers-compatible) 1. Description AM/FM Front End IC T4260 The T4260 is an advanced AM/FM receiver with integrated fast PLL as a single-chip solution based on Atmel(R)'s high-performance BICMOS II technology. The low-impedance driver at the IF output is designed for the A/D of a digital IF. The fast tuning concept realized in this part is based on patents held by Atmel and allows lock times less than 1 ms for a jump over the FM band with a step width of 12.5 kHz. The AM up-conversion and the FM down-conversion allows an economic filter concept. An automatic tuner alignment is provided by built-in DACs for gain and offset compensation. The frequency range of the IC covers the FM broadcasting band as well as the AM band. The low current consumption helps the designers to achieve economic power consumption concepts and helps to keep the power dissipation in the tuner low. 4528N-AUDR-11/09 Figure 1-1. Block Diagram MXFMOB MXAMOA MXFMOA MXAMOB 43 44 40 39 IFAGCFM IFAGCA2 IFOUTA IFOUTB IFAGCA1 IFINAM IFREF ININFM 34 35 29 30 36 31 10 32 41 37 RF/IF SUPPLY 38 14 MXFMIA 4 MXFMIB 5 GNDRF MXAMIB RFAGCA1 42 RFAGCFM 33 RFAGCA2 AMAGCO FMAGCO 15 PLL SUPPLY 7 8 VRT GNDT VRVCO AGC 6 MXAMIA VST 26 28 DIV 23 AGC BUS 12 FM AM SW-AMLF PD 25 DATA 11 SW2/AGC 2 1 R DIV EN CLK 9 N DIV VRPLL GNDPLL 24 13 3 VSPLL SW1 DAC2 DAC1 VCO 22 OSCBUF 2 21 20 19 OSCE OSCB OSCGND 27 16 REFFREQ FMLF 17 AMLF 18 VTUNE T4260 4528N-AUDR-11/09 T4260 2. Pin Configuration Figure 2-1. Pinning SSO44 DAC1 DAC2 FMAGCO MXFMIA MXFMIB GNDRF MXAMIB MXAMIA AMAGCO IFAGCA2 SW2/AGC RFAGCA2 SW1 VRVCO VSPLL FMLF AMLF VTUNE OSCGND OSCE OSCB OSCBUF Table 2-1. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 MXFMOB MXFMOA RFAGCA1 VST MXAMOA MXAMOB GNDT VRT IFINFM IFINAM IFREF RFAGCFM IFAGCA1 IFAGCFM IFOUTA IFOUTB GNDPLL REFFREQ VRPLL DATA CLK EN Pin Description Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Symbol DAC1 DAC2 FMAGCO MXFMIA MXFMIB GNDRF MXAMIB MXAMIA AMAGCO IFAGCA2 SW2/AGC RFAGCA2 SW1 VRVCO VSPLL FMLF AMLF VTUNE OSCGND OSCE Function DAC1 output DAC2 output FM AGC current FM mixer input A FM mixer input B RF ground AM mixer input B AM mixer input A AM AGC current AM IF-AGC filter 2 Switch 2/AM AGC voltage RF AM-AGC filter 2 Switching output 1 VCO reference voltage PLL supply voltage FM loop filter AM loop filter Tuning voltage Oscillator ground Oscillator emitter 3 4528N-AUDR-11/09 Table 2-1. Pin Description (Continued) Pin 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 Symbol OSCB OSCBUF EN CLK DATA VRPLL REFFREQ GNDPLL IFOUTB IFOUTA IFAGCFM IFAGCA1 RFAGCFM IFREF IFINAM IFINFM VRT GNDT MXAMOB MXAMOA VST RFAGCA1 MXFMOA MXFMOB Function Oscillator base Oscillator buffer output/input 3-wire bus Enable 3-wire bus Clock 3-wire bus Data PLL reference voltage PLL reference frequency PLL ground IF output B IF output A FM IF-AGC filter AM IF-AGC filter 1 RF FM-AGC filter IF amplifier reference input IF amplifier AM input IF amplifier FM input Tuner reference voltage Tuner ground AM mixer output B AM mixer output A Tuner supply voltage RF AM-AGC filter 1 FM mixer output A FM mixer output B 3. Functional Description The T4260 implements an AM up-conversion reception path from the RF input signal to the IF output signal. A VCO and an LO prescaler for AM are integrated to generate the LO frequency to the AM mixer. The FM reception path generates the same LO frequency from the RF input signal by a down-conversion to the IF output. The IF A/D output is designed for digital signal processing. The IF can be chosen in the range of 10 MHz to 25 MHz. Automatic gain control (AGC) circuits are implemented to control the preamplifier stages in the AM and FM reception paths. For improved performance, the PLL has an integrated special 2-bit shift fractional logic with spurious suppression that enables fast frequency changes in AM and FM mode by a low step frequency (fPDF). In addition, two programmable DACs (Digital to Analog Converter) support the alignment via a microcontroller. For a double-tuner concept, external voltage can be applied at the input of the DACs, the internal PLL can switched off and the OSC buffer (output) can also be used as input. Several register bits (bit 0 to bit 145) are used to control the circuit's operation and to adapt certain circuit parameters to the specific application. The control bits are organized in four 8-bit, four 16-bit and three 24-bit registers that can be programmed by the 3-wire bus protocol. The bus protocol and the bit-to-register mapping is described in Section 8. "3-wire Bus Description" on page 10. The meaning of the control bits is mentioned in the following sections. 4 T4260 4528N-AUDR-11/09 T4260 4. Absolute Maximum Ratings Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. All voltages are referred to GND Parameters Analog supply voltage, pins 15 and 41 Symbol Value Unit VST, VSPLL 10 V Ptot 1.0 W Ambient temperature range Tamb -40 to +85 C Storage temperature range Tstg -40 to +150 C Tj 150 C Symbol Value Unit RthJA 52 K/W Maximum power consumption Junction temperature 5. Thermal Resistance Parameters Junction ambient, soldered to PCB 6. Operating Range Parameters (1) Supply voltage range , pins 15 and 41 Symbol Min. Typ. Max. Unit VST, VSPLL 8 8.5 10 V Tamb -40 85 C Rfi 60 175 MHz Ambient temperature Oscillator frequency, pin 21 Note: 1. VST and VSPLL must have the same voltage. 7. Electrical Characteristics Test conditions (unless otherwise specified): VST/VSPLL = +8.5V, Tamb = +25C No. Parameters 1 Power Supply 1.1 Supply voltage 1.2 Supply current 2 Test Conditions AM and FM mode, VS = 10V Pin Symbol Min. Typ. Max. Unit Type* 15, 41 VS 8 8.5 10 V C 15, 41 IS 70 85 110 mA A PLL Divider 2.1 Programmable R-divider 14-bit register 3 16383 A 2.2 Programmable (VCO) N-divider (1 kHz step frequency) 2-bit x 18-bit register switchable via bit 5 3 262143 A 2.3 Reference oscillator input voltage f = 0.1 MHz to 3 MHz 2.4 Reference frequency FM AM 27 100 120 120 mVrms 150 2850 10000 10000 B kHz kHz *) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter Note: 1. Minimum and maximum limits are characterized for entire temperature range (-40C to +85C) but are tested at +25C 5 4528N-AUDR-11/09 7. Electrical Characteristics (Continued) Test conditions (unless otherwise specified): VST/VSPLL = +8.5V, Tamb = +25C No. Parameters Test Conditions 2.5 Settling time in FM mode (switching from 87.5 MHz to 108 MHz or vice versa) fPD = 50 kHz IPD = 2 mA 3 Pin Symbol Min. Typ. Max. 1 Unit Type* ms B AMLF/FMLF 3.1 Output current 1 FMLF, AMLF = 1.8V 16, 17 40 50 60 A A(1) 3.2 Output current 2 FMLF, AMLF = 1.8V 16, 17 80 100 120 A A(1) 3.3 Output current 3 FMLF, AMLF = 1.8V 16, 17 850 1000 1250 A A(1) 3.4 Output current 4 FMLF, AMLF = 1.8V 16, 17 1650 2000 2450 A A(1) 3.5 Leakage current FMLF, AMLF = 1.8V 16, 17 10 nA A(1) 400 mV C 4 VTUNE 4.1 Saturation voltage LOW VSATL = VTUNEMIN 18 VSATL 4.2 Saturation voltage HIGH VSATH = VSPLL - VTUNEMAX 18 VSATH 500 mV C 1, 2 IDAC1,2 1 mA D 1, 2 VDAC1,2 100 200 5 DAC1, DAC2 5.1 Output current 5.2 Output voltage VS - 0.6 V A 5.3 Maximum offset range Offset = 0, gain = 58 1, 2 0.9 0.98 1.1 V A(1) 5.4 Minimum offset range Offset = 127, gain = 58 1, 2 -0.9 -0.98 -1.1 V A(1) 5.5 Maximum gain range Gain = 255, offset = 64 1, 2 2.06 2.09 2.13 - A(1) 5.6 Minimum gain range Gain = 0, offset = 64 1, 2 0.63 0.67 0.73 - A(1) 21 60 170 MHz B 21 60 140 MHz A 22 150 mVrms C 22 100 mVrms C 150 mVrms A MHz B 6 Oscillator 6.1 Frequency range 6.2 Fractional frequency range 6.3 Buffer output 6.4 Buffer input 6.5 Input voltage 7 7.1 0.3 Fractional mode Slave mode 21 VOSC FM Mixer Frequency range 75 163 7.2 Input IP3 133 dBV C 7.3 Input impedance 3.5 k D 7.4 Input capacitance pF D 7.5 Noise figure dB C 7.6 Conversion transconductance ms D(1) 4 F 14 2.6 3.1 3.6 *) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter Note: 6 1. Minimum and maximum limits are characterized for entire temperature range (-40C to +85C) but are tested at +25C T4260 4528N-AUDR-11/09 T4260 7. Electrical Characteristics (Continued) Test conditions (unless otherwise specified): VST/VSPLL = +8.5V, Tamb = +25C No. 8 Parameters Pin Symbol Min. Typ. Max. Unit Type* 26 MHz B dBV C 2.5 k D 10 dB C mS D(1) AM Mixer (Symmetrical Input) 8.1 Frequency range 8.2 Input IP3 8.3 Input impedance 8.4 Noise figure 8.5 Conversion transconductance 9 Test Conditions 0.075 133 F 2.6 3.1 3.6 Isolation 9.1 Isolation AM-FM 40 dB C 9.2 IF suppression 40 dB C 10 RF-AGC MHz MHz A 10.1 Frequency range FM AM 10.2 Output current FM AM 5 5 mA mA B 10.3 Output current time constant FM rising FM falling AM symmetrical 2 50 40 ms ms ms C 10.4 RF-AGC AM threshold (programmable with bit 12 - bit 15) 75 0.075 163 26 88 dBV 42 87 88 90 dBV A(1) 89 dBV 42 88 89 91 dBV A(1) 90 dBV 42 89 90 92 dBV A(1) 91 dBV 42 90 91 93 dBV A(1) 92 dBV 42 91 92 94 dBV A(1) 93 dBV 42 92 93 95 dBV A(1) 94 dBV 42 93 94 96 dBV A(1) 95 dBV 42 94 95 97 dBV A(1) 96 dBV 42 95 96 98 dBV A(1) 97 dBV 42 96 97 99 dBV A(1) 98 dBV 42 97 98 100 dBV A(1) 99 dBV 42 98 99 101 dBV A(1) 100 dBV 42 99 100 102 dBV A(1) 101 dBV 42 100 101 103 dBV A(1) 102 dBV 42 101 102 104 dBV A(1) 103 dBV 42 102 103 107 dBV A(1) *) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter Note: 1. Minimum and maximum limits are characterized for entire temperature range (-40C to +85C) but are tested at +25C 7 4528N-AUDR-11/09 7. Electrical Characteristics (Continued) Test conditions (unless otherwise specified): VST/VSPLL = +8.5V, Tamb = +25C No. 10.5 11 Parameters RF-AGC FM threshold (programmable with bit 12 - bit 15) Test Conditions Pin 91 dBV Symbol Min. Typ. Max. Unit Type* 33 90 91 93 dBV A(1) 92 dBV 33 91 92 95 dBV A(1) 93 dBV 33 92 93 96 dBV A(1) 94 dBV 33 93 94 96 dBV A(1) 95 dBV 33 94 95 98 dBV A(1) 96 dBV 33 95 96 99 dBV A(1) 97 dBV 33 96 97 102 dBV A(1) 98 dBV 33 97 98 101 dBV A(1) 99 dBV 33 98 99 102 dBV A(1) 100 dBV 33 99 100 104 dBV A(1) 101 dBV 33 100 101 104 dBV A(1) 102 dBV 33 101 102 105 dBV A(1) 103 dBV 33 102 103 106 dBV A(1) 104 dBV 33 103 104 107 dBV A(1) 105 dBV 33 104 105 108 dBV A(1) 106 dBV 33 105 106 109 dBV A(1) 25 MHz A 117 dBV B IF Amplifier 11.1 Frequency range 11.2 Output voltage 11.3 Distortion (2-tone IM3) f1 = 10.7 MHz f2 = 10.75 MHz RL = 2 x 300 55 dB A 11.4 Gain (programmable in 2-dB steps) Minimum gain Maximum gain 12 42 dB dB A 11.5 Input impedance FM AM 330 2500 D 12 12.1 10 36, 35 IF-AGC IF-AGC AM/FM threshold (programmable with bit 0 - bit 2) 12.2 AGC dynamic range 12.3 AGC time constant (external capacity 100 nF) 109 dBV 29/30 108 109 112 dBV A(1) 111 dBV 29/30 110 111 114 dBV A(1) 113 dBV 29/30 111 113 115 dBV A(1) 115 dBV 29/30 113 115 117 dBV A(1) 117 dBV 29/30 116 117 121 dBV A(1) 118 dBV 29/30 117 118 122 dBV A(1) 119 dBV 29/30 118 119 123 dBV A(1) 121 dBV 29/30 120 121 126 dBV A(1) 40 dB B 16 4 200 s ms ms D FM rising FM falling AM symmetrical *) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter Note: 8 1. Minimum and maximum limits are characterized for entire temperature range (-40C to +85C) but are tested at +25C T4260 4528N-AUDR-11/09 T4260 7. Electrical Characteristics (Continued) Test conditions (unless otherwise specified): VST/VSPLL = +8.5V, Tamb = +25C No. Parameters 13 IF Gain 13.1 IF gain (programmable with bit 6 - bit 9) 14 SWO1 (Open Drain) 14.1 Output voltage LOW 14.2 Output leakage current HIGH 14.3 Maximum output voltage 15 Min. Typ. Max. Unit Type* 12 dB 9 12 14 dB A(1) 14 dB 12 14 16 dB A(1) 16 dB 14 16 18 dB A(1) 18 dB 17 18 20 dB C(1) 20 dB 17 20 22 dB A(1) 22 dB 19 22 24 dB C(1) 24 dB 21 24 26 dB C(1) 26 dB 23 26 28 dB C(1) 28 dB 25 28 30 dB A(1) 30 dB 27 30 32 dB C(1) 32 dB 29 32 34 dB C(1) 34 dB 31 34 36 dB C(1) 36 dB 33 36 38 dB C(1) 38 dB 35 38 40 dB C(1) 40 dB 37 40 42 dB C(1) 42 dB 39 42 44 dB A(1) 100 160 200 mV A 10 A A V C 200 mV A 10 A A V C 5.3 +0.8 V V A A 1.0 MHz B ns ns C C I = 1 mA, VSWO1 = 8.5V Pin Symbol 13 VSWOL 13 IOHL 13 8.5 SW2/AGC (Open Drain in Switch Mode) 15.1 Output voltage LOW 15.2 Output leakage current HIGH 15.3 Maximum output voltage 16 Test Conditions I = 1 mA, V11 = 6 V 11 VSWOL 11 IOHL 100 11 160 6 3-wire Bus, ENABLE, DATA, CLOCK 16.1 Input voltage 16.2 Clock frequency High Low VBUS VBUS 2.7 -0.3 24 tH tL 250 250 23-25 24 16.3 Period of CLK 16.4 Rise time EN, DATA, CLK 23-25 tR 400 ns C 16.5 Fall time EN, DATA, CLK 23-25 tF 100 ns C 16.6 Set-up time 23-25 tS 100 ns C 16.7 Hold time EN 23 tHEN 250 ns C 16.8 Hold time DATA 25 tHDA 0 ns C *) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter Note: 1. Minimum and maximum limits are characterized for entire temperature range (-40C to +85C) but are tested at +25C 9 4528N-AUDR-11/09 8. 3-wire Bus Description The register settings of the T4260 are programmed by a 3-wire bus protocol. The bus protocol consists of separate commands. A defined number of bits is transmitted sequentially during each command. One command is used to program all bits of one register. The different registers available (see chapter "3-wire Bus Data Transfer" on page 12) are addressed by the length of the command (number of transmitted bits) and by two address bits that are unique to each register of a given length. 8-bit registers are programmed by 8-bit commands, 16-bit registers are programmed by 16-bit commands and 24-bit registers are programmed by 24-bit commands. Each bus command starts with a falling edge on the enable line (EN) and ends with a rising edge on EN. EN has to be kept LOW during the bus command. The sequence of transmitted bits during one command starts with the MSB of the first byte and ends with the LSB of the last byte of the register addressed. To transmit one bit (0/1), DATA has to be set to the appropriate value (LOW/HIGH) and a LOW-to-HIGH transition has to be performed on the clock line (CLK) while DATA is valid. The DATA is evaluated at the rising edges of CLK. The number of LOW-to-HIGH transitions on CLK during the LOW period of EN is used to determine the length of the command. Figure 8-1. 3-wire Pulse Diagram 8-bit command EN DATA MSB LSB BYTE 1 CLK 16-bit command EN DATA BYTE 1 MSB LSB MSB BYTE 2 LSB CLK 24-bit command EN DATA LSB MSB BYTE 1 MSB BYTE 2 LSB MSB BYTE 3 LSB CLK e.g. R-divider 27 26 25 24 23 22 21 20 X R-Divider 10 X 213 212 211 210 29 28 1 0 Addr. PDFM PDAM Fract. 23 22 21 20 VCO-Divider T4260 4528N-AUDR-11/09 T4260 Figure 8-2. 3-wire Bus Timing Diagram tF tR VHigh Enable tHEN tS tR VLow tF VHigh Data VLow tHDA tS tF tR VHigh Clock VLow tH tL 11 4528N-AUDR-11/09 9. 3-wire Bus Data Transfer Table 9-1. Control Registers A24_10 MSB BYTE 1 LSB MSB BYTE 2 R-Divider LSB MSB BYTE 3 LSB PDAM/ FractioADDR. PDFM nal R-Divider 27 26 25 24 23 22 21 20 x x 213 212 211 210 29 28 1 0 1/0 0/1 131 130 129 128 127 126 125 124 139 138 137 136 135 134 133 132 x x 145 144 Divider VCO 23 22 21 20 143 142 141 140 A24_01 MSB BYTE 1 LSB MSB BYTE 2 N2-Divider LSB N2-Divider MSB BYTE 3 ADDR. LSB x x x x 0(1) N2-Divider 27 26 25 24 23 22 21 20 215 214 213 212 211 210 29 28 0 1 0(1) 0(1) 0(1) 109 108 107 106 105 104 103 102 117 116 115 114 113 112 111 110 x x 123 122 121 120 119 118 LSB MSB Note: 217 216 1. Value has to be 0. A24_00 MSB BYTE 1 BYTE 2 N1-Divider LSB N1-Divider MSB BYTE 3 ADDR. LSB x x x x N1-Divider 27 26 25 24 23 22 21 20 215 214 213 212 211 210 29 28 0 0 0(1) 0(1) 0(1) 0(1) 217 216 87 86 85 84 83 82 81 80 95 94 93 92 91 90 89 88 x x 101 100 99 98 97 96 Note: 1. Value has to be 0. A16_11 MSB BYTE 1 LSB DAC2-Gain MSB BYTE 2 LSB ADDR. 27 26 25 24 23 22 21 20 1 1 x x x x x x 73 72 71 70 69 68 67 66 x x 79 78 77 76 75 74 A16_10 MSB BYTE 1 LSB DAC2-Offset MSB ADDR. BYTE 2 SWAMLF LSB Osc.- Low c. High SWBuffer CP c.CP impulse x 26 25 24 23 22 21 20 1 0 1= standard ON/ OFF 59 58 57 56 55 54 53 52 x x 65 64 LSB MSB HI/ LO HI/ LO 63 62 SWwire ON/ OFF ON/ OFF 61 60 A16_01 MSB BYTE 1 DAC1-Gain BYTE 2 LSB 1 = SW2 SW2 SW1 0 = AGC 1 = low 1 = low ADDR. 27 26 25 24 23 22 21 20 0 1 x x x 1/0 1/0 1/0 45 44 43 42 41 40 39 38 x x 51 50 49 48 47 46 12 T4260 4528N-AUDR-11/09 T4260 A16_00 MSB BYTE 1 LSB DAC1-Offset MSB BYTE 2 LSB ADDR. x x x x x SHIFT x 26 25 24 23 22 21 20 0 0 0 0 0 0 0(1) 1/0 31 30 29 28 27 26 25 24 x x 37 36 35 34 33 32 Note: 1. Value has to be 0. A8_11 MSB ADDR. BYTE 1 LSB Delay time high Delay time cur. CP2 high cur. CP1 x HCDEL 1 1 ON/ OFF HI/LO ON/ OFF HI/ LO 0(1) 1/0 x x 23 22 21 20 19 18 Note: 1. Value has to be 0. A8_10 MSB ADDR. BYTE 1 LSB AM/FM IF-AGC RF-AGC 1 0 1/0 1/0 23 22 21 20 x x 17 16 15 14 13 12 IF-IN VCO A8_01 MSB ADDR. BYTE 1 LSB IF-Gain 0 1 AM/FM HI/LO 23 22 21 20 x x 11 10 9 8 7 6 A8_00 MSB ADDR. BYTE 1 N2/N1 PLL ON/ OFF PD TE/ PD LSB IF-AGC 0 0 1/0 1/0 0(1) 22 21 20 x x 5 4 3 2 1 0 Note: 1. Value has to be 0. 13 4528N-AUDR-11/09 10. Bus Control 10.1 IF-AGC The IF-AGC controls the level of the IF signal that is passed to the external ceramic filter and the IF input (AM pin 35 or FM pin 36 and pin 34). In AM mode the time constant can be selected by the external capacitors at pin 32 (IFAGCA1) and pin 10 (IFAGCA2) and in FM mode by an external capacitor at pin 31 (IFAGCFM). In AM mode, the double pole (by the capacitors at pin 32 and pin 10) allows a better harmonic distortion by a lower time constant. The IF-AGC threshold can be controlled by setting bits 0 to 2 as given in Table 10-1. Table 10-1. IF-AGC Threshold IF-AGC B2 B1 B0 109 dBV 0 0 0 111 dBV 0 0 1 113 dBV 0 1 0 115 dBV 0 1 1 117 dBV 1 0 0 118 dBV 1 0 1 119 dBV 1 1 0 121 dBV 1 1 1 The IF-AGC ON/OFF can be controlled by bit 16 as given in Table 10-2. Table 10-2. 10.2 IF-AGC IF-AGC ON/OFF B16 IF-AGC ON 0 IF-AGC OFF 1 PD Test A special test mode for PD is implemented for final production test only. This mode is activated by setting bit 3 = 1. This mode is not intended to be used by customer application. For normal operation bit 3 has to be set to 0. Table 10-3. 14 PD-Test Mode PD TE/PD B3 Pin 17 = AMLF output (standard) 0 Pin 17 = PD Test mode 1 T4260 4528N-AUDR-11/09 T4260 10.3 N1/N2 The N2/N1 bit controls the active N-divider. Only one of the two N-Divider can be active. The N1-Divider is activated by setting bit 5 = 0, the N2-Divider by setting bit 5 = 1. Table 10-4. 10.4 N-Divider N2/N1 B5 N1-divider active 0 N2-divider active 1 IF Amplifier The IF gain amplifier can be used in AM and FM mode to compensate the loss of the external ceramic bandfilters. The IF gain can be controlled in 2-dB steps by setting bit 6 to bit 9 as given in Table 10-5. Table 10-5. IF Gain IF Gain B9 B8 B7 B6 12 dB 0 0 0 0 14 dB 0 0 0 1 16 dB 0 0 1 0 18 dB 0 0 1 1 20 dB 0 1 0 0 ... ... ... ... ... 40 dB 1 1 1 0 42 dB 1 1 1 1 The selection of the IF amplifier input can be controlled by bit 11 as given in Table 10-6. Table 10-6. IF-IN Operating Mode IF-IN AM/FM B11 IF-IN FM 0 IF-IN AM 1 The AM input (pin 35) has an input impedance of 2.5 k for matching with a crystal filter. The FM input (pin 36) has an input impedance of 330 for matching with a ceramic filter. 10.5 VCO The VCO HI/LO function is controlled by means of bit 10. Table 10-7. VCO Operating Mode VCO HI/LO B10 VCO high current 0 VCO low current 1 15 4528N-AUDR-11/09 10.6 RF-AGC The AM and FM RF-AGC controls the current into the AM and FM pin diodes (FM pin 3 and AM pin 9) to limit the level at the AM or FM mixer input. If the level at the AM or FM mixer input exceeds the selected threshold, then the current into the AM or FM pin diodes increases. If this step is not sufficient in AM mode, the source drain voltage of the MOSFET (pin 11) can be decreased. In AM mode, the time constants can be selected by the external capacitors at pin 42 (RFAGCA1) and at pin 12 (RFAGCAM2) and in FM mode by an external capacitor at pin 33 (RFAGCFM). In AM mode, the double pole (by the capacitors at pin 42 and pin 12) allows a better harmonic distortion by a higher time constant. The RF-AGC can be controlled in 1-dB steps by setting the bits 12 to 15. The values for FM and AM are controlled by bit 17. Table 10-8. 10.7 RF-AGC RF-AGC AM RF-AGC FM B15 B14 B13 B12 88 dBV 91 dBV 0 0 0 0 89 dBV 92 dBV 0 0 0 1 90 dBV 93 dBV 0 0 1 0 91 dBV 94 dBV 0 0 1 1 92 dBV 95 dBV 0 1 0 0 ... ... ... ... ... ... 102 dBV 105 dBV 1 1 1 0 103 dBV 106 dBV 1 1 1 1 Reception Mode There are two different operation modes, AM and FM, which are selected by means of bit 17 and bit 145 according to Table 9-1 on page 12 and Table 10-1 on page 14. In AM mode (bit 17 = 1), the AM mixer, the AM RF-AGC, the AM divider (prescaler) and the IF AM amplifier (input at pin 35) are activated. In FM mode (bit 17 = 0), the FM mixer, the FM RF-AGC and the IF FM amplifier (input at pin 36) are activated. In AM or FM reception mode, bit 145 has to be set to the corresponding mode. The buffer amplifier input can be connected to pin 16 (with the external FM loop filter) by bit 145 = 0 and to pin 17 (with the external AM loopfilter) by bit 145 = 1. The AM/FM function for the tuner part is controlled by bit 17 as given in Table 10-9. Table 10-9. 16 Tuner Operating Modes AM/FM B17 FM 0 AM 1 T4260 4528N-AUDR-11/09 T4260 10.8 PLL The PLL can switch off by bit 4 = 0. In this case, the N-Divider input signal is internally connected to ground. Table 10-10. PLL Mode 10.9 PLL ON/OFF B4 PLL OFF 0 PLL ON 1 HCDEL There are two registers, HCDEL 1 (bits 20 and 21) and HCDEL 2 (bits 22 and 23), to control the delay time of the high-current charge pump and to deactivate them. bit 18 (HCDEL) determines whether register HCDEL 1 or 2 is used. Table 10-11. High-current Charge Pump Delay Time Register HCDEL 1/2 Select Mode HCDEL (B18) HCDEL 1 0 HCDEL 2 1 If bits 20 and 21 (HCDEL 1) or bits 22 and 23 (HDCEL 2) are both set to 0, then the high-current charge pump is deactivated. Otherwise, the delay time can be selected as described in Table 10-12. Table 10-12. Delay Time of HCDEL Register High-current Charge Pump B21/B23 B20/B22 OFF 0 0 Delay time 5 ns 0 1 Delay time 10 ns 1 0 Delay time 15 ns 1 1 17 4528N-AUDR-11/09 10.10 2-bit Shift A divider 2-bit shift (bit 32 = 0) allows faster frequency changes by using a four times higher step frequency (e.g., fPDF = 50 kHz instead of fPDF = 12.5 kHz). If the PLL is locked (after the frequency change), the normal step frequency (e.g., fPDF = 12.5 kHz) will be active again. If no 2-bit shift is used (bit 32 = 1), the frequency changes will be done with the normal step frequency (12.5 kHz). In 2-bit shift mode the N- and R-divider are shifted by two bits to the right (this corresponds by a R- and N-divider division by 4). An important condition for this mode is that the R-divider has to be a multiple of 4. Table 10-13. Manual and Lock Detect Shift Mode 2-bit Shift B32 Dividers 2-bit shift 0 No shift 1 10.11 SW1 (Pin 13) The switching output SW1 (pin 13) is controlled by bit 46 as given in Table 10-14. Table 10-14. Switching Output Note: SW1 B46 High 0 Low 1 SW1 is an open-drain output. Figure 10-1. Internal Components at SW1 SW1 18 T4260 4528N-AUDR-11/09 T4260 10.12 SW2/AGC (Pin 11) The pin SW2/AGC works as a switching output (open drain, pin 11) or as an AM AGC-control pin to control the cascade stage of an external AM-preamplifier. The SW2/AGC is controlled by bits 47 and 48 as given in Table 10-15. Table 10-15. Switching Output 2/AGC Mode Note: SW2/AGC B48 B47 AGC function 0 X High 1 0 Low 1 1 In AGC mode, the output voltage is 6V down to 1V. Figure 10-2. Internal Components at SW2/AGC VS AGC SWO/AGC SW2 10.13 Test Mode A special test mode is implemented for final production test only. This mode is activated by setting bit 123 = 1. This mode is not intended to be used by customer application. For normal operation bit 123 has to be set to 0. Table 10-16. Test Mode Test Mode B123 ON 1 OFF 0 19 4528N-AUDR-11/09 10.14 AM Mixer The AM mixer is used for up-conversion of the AM reception frequency to the IF frequency. Therefore, an AM prescaler is implemented to generate the necessary LO frequency from the VCO frequency. The VCO divider can be controlled by the bits 140 to 143 as given in Table 10-17. (The VCO divider is only active in AM mode) Table 10-17. Divider Factor of the AM Prescaler Divider AM Prescaler B143 B142 B141 B140 Divide by 2 0 0 0 0 Divide by 3 0 0 0 1 Divide by 4 0 0 1 0 Divide by 5 0 0 1 1 Divide by 6 0 1 0 0 Divide by 7 0 1 0 1 Divide by 8 0 1 1 0 Divide by 9 0 1 1 1 Divide by 10 1 x x x 10.15 FM Mixer In the FM mixer stage, the FM reception frequency is down-converted to the IF frequency. The VCO frequency is used as LO frequency for the mixer. 10.16 PLL Loop Filter The PLL loop filter selection for AM and FM mode can be controlled by bit 145 as given in Table 10-18. Table 10-18. Loop Filter Operating Mode 20 PDAM/PDFM B145 PDFM active 0 PDAM active 1 T4260 4528N-AUDR-11/09 T4260 10.17 Fractional Mode The activated fractional mode (bit 144 = 0) in connection with the direct shift (bit 32 = 0) allows fast frequency changes (with the help of the 2-bit shift) with a four times higher step frequency. After the frequency change, the normal step frequency is active again. If the fractional mode is deactivated (bit 144 = 1) and direct shift mode is active, (bit 32 = 0) the VCO frequency is set to the next lower frequency which is many times the amount frequency of 4 times step frequency. This means that the 2 shifted bits of the active N-Divider are not used in this mode. The shift bits are interpreted as logic 0. The fractional mode with direct shift mode deactivated (bit 32 = 1) allows normal frequency changes with a step frequency of 12.5 kHz. Table 10-19. Fractional Mode Fractional B144 ON 0 OFF 1 10.18 Spurious Suppression In fractional and direct shift mode the spurious suppression is able by SW wire and SW impulse. Table 10-20. Spurious Suppression by SW Wire SW Wire B60 OFF 0 ON 1 Table 10-21. Spurious Suppression by Correction Current Charge Pump SW Impulse B61 OFF 0 ON 1 21 4528N-AUDR-11/09 10.19 Charge Pump (AMLF/FMLF) AMLF/FMLF is the current charge pump output of the PLL. The current can be controlled by setting the bits 62 and 63. The loop filter has to be designed correspondingly to the chosen pump current and the internal reference frequency. During the frequency change, the high-current charge pump (bit 62) is active to enable fast frequency changes. After the frequency change, the current will be reduced to guarantee a high S/N ratio. The low-current charge pump (bit 63) is then active. The high current charge pump can also be switched off by setting the bits of the active HCDEL register to 0 (bit 20 and bit 21 [HCDEL 1] or bit 22 and bit 23 [HCDEL 2]). The current of the high-current charge pump is controlled by bit 62 as given in Table 10-22. Table 10-22. High-current Charge Pump High-current Charge Pump B62 1 mA 0 2 mA 1 The current of the low-current charge pump is controlled by bit 63 as given in Table 10-23. Table 10-23. Low-current Charge Pump Low Current Charge Pump B63 50 A 0 100 A 1 10.20 External Voltage at AMLF (Oscillator) The oscillator (pin 22) can be switched on/off by bit 65. It is possible to use the oscillator buffer as an input or as an output. At the AMLF (pin 17), an external tuning voltage can be applied (bit 65 = 0). If this is not done, the IC operates in standard mode (bit 65 = 1). The oscillator, oscillator buffer and the AMLF are controlled by the bits 65 and 64 as given in Table 10-24 on page 22. Table 10-24. Oscillator Operating Modes 22 Oscillator Oscillator Buffer AMLF (Pin 17) B65 B64 OFF INPUT INPUT f. DAC's 0 X ON OFF AMLF (standard) 1 0 ON OUTPUT AMLF (standard) 1 1 T4260 4528N-AUDR-11/09 T4260 10.21 DAC1, 2 (Pins 1, 2) For automatic tuner alignment, the DAC1 and DAC2 of the IC can be controlled by setting gain and offset values. The principle of the operation is shown in Figure 10-3. The gain is in the range of 0.67 x VTUNE to 2.09 x VTUNE. The offset range is +0.98V to -0.98V. For alignment, DAC1 and DAC2 are connected to the varicaps of the preselection filter and the IF filter. For alignment, offset and gain are set for having the best tuner tracking. Figure 10-3. Block Diagram of DAC1, 2 VTUNE DAC1, 2 Gain +/- Offset The gain of DAC1 and DAC2 has a range of approximately 0.67 x V(TUNE) to 2.09 x V(TUNE). This range is divided into 255 steps. One step is approximately (2.09 - 0.67)/255 = 0.00557 x V(TUNE). The gain of DAC1 can be controlled by the bits 38 to 45 (20 to 27) and the gain of DAC2 can be controlled by the bits 66 to bit 73 (20 to 27) as given in Table 10-25. Table 10-25. Gain of DAC1, 2 Gain DAC1 Approximately B45 B44 B43 B42 B41 B40 B39 B38 Decimal Gain Gain DAC2 Approximately B73 B72 B71 B70 B69 B68 B67 B66 Decimal Gain 0.6728 x V(TUNE) 0 0 0 0 0 0 0 0 0 0.6783 x V(TUNE) 0 0 0 0 0 0 0 1 1 0.6838 x V(TUNE) 0 0 0 0 0 0 1 0 2 0.6894 x V(TUNE) 0 0 0 0 0 0 1 1 3 ... ... ... ... ... ... ... ... ... ... 0.9959 x V(TUNE) 0 0 1 1 1 0 1 0 58 ... ... ... ... ... ... ... ... ... ... 2.0821 x V(TUNE) 1 1 1 1 1 1 0 1 253 2.0877 x V(TUNE) 1 1 1 1 1 1 1 0 254 2.0932 x V(TUNE) 1 1 1 1 1 1 1 1 255 Note: Offset = 64 (intermediate position) 23 4528N-AUDR-11/09 The offset of DAC1 and DAC2 has a range of approximately +0.98V to -0.99V. This range is divided into 127 steps. One step is approximately 1.97 /127 = 15.52 mV. The offset of DAC1 can be controlled by the bits 24 to bit 30 (20 to 26) and the offset gain of DAC2 can be controlled by the bits 52 to bit 58 (20 to 26) as given in Table 10-26. Table 10-26. Offset of DAC1, 2 Offset DAC1 Approximately B30 B29 B28 B26 B26 B25 B24 Decimal Offset Offset DAC2 Approximately B58 B57 B56 B55 B54 B53 B52 Decimal Offset 0.9815V 0 0 0 0 0 0 0 0 0.9659V 0 0 0 0 0 0 1 1 0.9512V 0 0 0 0 0 1 0 2 0.9353V 0 0 0 0 0 1 1 3 ... ... ... ... ... ... ... 0 0 0 0 0 0 64 ... ... ... ... ... ... ... ... -0.0120V 1 ... Note: -0.9576V 1 1 1 1 1 0 1 125 -0.9733V 1 1 1 1 1 1 0 126 -0.9890V 1 1 1 1 1 1 1 127 Gain = 58 (intermediate position) 10.22 Permitted DAC Conditions The internal operation amplifier of the DACs should not operate with a too high internal difference voltage at their inputs. This means that a voltage difference higher than 0.5V at the internal OP input should be avoided in operation mode. The respective output OP in the DAC is necessary for the addition and amplification of the tuning voltage (at pin 18) with the desired voltage gain and offset value. If the tuning voltage reaches a high value e.g. 9V, with a gain setting of 2 times VTUNE and an offset of +1V, then the output OP of the DAC should reach the (calculated) voltage of 19V. The supply voltage of e.g. 10V, however, limits the output voltage (of the DAC) to 10V maximum. Due to the (limiting) supply voltage and the internal gain resistance ratio of 6, the missing 9V (calculated voltage - Vs) cause a voltage of 1.5V at the OP input. This condition may not remain for a longer period of time. As long as the calculated DAC output voltage value does not exceed the supply voltage value by more than 3V, no damages should occur during the product's lifetime as the input voltage of the internal OP input voltage does not exceed 0.5V. VTUNE x DAC gain factor + DAC offset < VS + 3V (9V x 2 + 1V) < 10V + 3V (condition not allowed) This means when having a gain factor of 2 and an offset value of 1V, the tuning voltage should not exceed 6V. 24 T4260 4528N-AUDR-11/09 T4260 Maximum tuning voltage < (VS + 3 V - DAC offset)/DAC gain factor e.g.: maximum tuning voltage = (10V + 3V - 1V)/2 = 6V It is also possible to reduce the gain or the offset value instead of (or along with) the tuning voltage. Figure 10-4. Internal Components of DAC1, 2 VS DAC1, 2 11. Input/Output Interface Circuits 11.1 VTUNE, AMLF and FMLF (Pins 16-18) VTUNE is the loop amplifier output of the PLL. The bipolar output stage is a rail-to-rail amplifier. Figure 11-1. Internal Components at VTUNE, AMLF and FMLF VS VS V5 VTUNE AMLF/FMLF 25 4528N-AUDR-11/09 11.2 EN, DATA, CLK (Pins 23-25) All functions can be controlled via a 3-wire bus consisting of Enable, Data and Clock. The bus is designed for microcontrollers which can operate with 3-V supply voltage. Details of the data transfer protocol can be found in Section 8. "3-wire Bus Description" on page 10. Figure 11-2. Internal Components at Enable, Data and Clock V5 EN DATA CLK Figure 11-3. Block Diagram of the PLL Core 14 - BIT LATCH R - DIV. BIT 18 BIT 32 SWITCH HCDEL 1 HCDEL 2 SHIFT 2 BIT fref R - DIVIDER DELAYTIME high cur. CP B145 AM/FM AM - LOOP FILTER CHARGE PUMP AM/FM FILTER FM - LOOP FILTER PHASE DETECTOR N/N+1 DIVIDER PREAMP VCO B62,63 B61 SHIFT 2 BIT SWITCH N+1, N ACCU 2 - BIT MUX N1 N2 2 - BIT (LSB) B5 LATCH N - DIV 1 18 - BIT 26 LATCH N - DIV 2 B60, B144 18 - BIT T4260 4528N-AUDR-11/09 T4260 11.3 PLL Core Block Diagram Description The two N-dividers are stored in two 18-bit memory register (LATCH N-DIV) and the R-divider in a 14-bit memory register (LATCH R-DIV). One of the two N-dividers (N1 or N2) can be activated by bit 5 as active N-divider (with the 18-bit multiplexer MUX). The (divider) 2-bit shift mode can be activated with bit 32 = 0. The N- and R-divider are shifted two bits to the right in this shift mode. Because the two lowest R-divider bits (bit 124 and bit 125) are 0 they do not have to be evaluated. In opposite to the R-divider the lowest two N-divider bits (bit 102 and bit 103 or bit 80 and bit 81, depends on the active N-divider) are special evaluated in the ACCU block if fractional mode is active (bit 144 = 0). The two lowest N- and R-divider bits are also called shift bits. The SWITCH N+1, N block is steering the division through N or N+1 in the N-divider if fractional and 2-bit shift mode are active. There is only a division by N if the fractional mode is deactivated in 2-bit shift mode. The output signals of the 18-bit N-divider and 14-bit R-divider will be compared in the PHASEDETECTOR which one activates the sink and source currents of the charge pumps (CP). There are also two HCDEL registers (for the high current CP delay time) but only one of them is active. One of the HCDEL registers can be activated by bit 18. The delay time of the HCDEL register can be selected with bit 20 and bit 21 or bit 22 and bit 23). The current for the high CP (HCCP) can be set by bit 62 and the current for the low current CP (LCCP) by bit 63. With bit 145 the AM- or FM-Loopfilter (pin) can be activated. It is also possible to use the AM-Loopfilter in FM mode (instead of the FM-Loopfilter) or the FM-Loopfilter in AM mode. 11.4 High-speed Tuning The fractional mode (bit 144 = 0) in connection with the direct shift mode (bit 32 = 0) allows very fast frequency changes with four times the step frequency (50 kHz = 4 x fPDF) at low frequency steps (e.g., fPDF = 12.5 kHz). In direct shift mode, the R- and the N-divider are shifted by 2 bits to the right (this corresponds to a R- and N-divider division by 4 or a step frequency multiplication by 4). Due to the 2-bit shift, a faster tuning response time of approximately 1 ms instead of 3-4 ms for a tune over the whole FM band from 87.5 MHz to 108 MHz is possible with fPDF = 12.5 kHz. If the FM receiving frequency is 103.2125 MHz (with e.g. fPDF = 12.5 kHz and fIF = 10.7 MHz), an N-divider of 9113 and an R-divider of 12 are necessary when using a reference-frequency (fref) of 150 kHz. fVCO = fIF + frec = 10.7 MHz + 103.2125 MHz = 113.9125 MHz fPDF = fVCO/N = fref/R = 113.9125 MHz/9113 = 150 kHz/12 = 12.5 kHz An important condition for the use of the fractional mode is an R-divider with an integer value after the division by 4 (R-dividers have to be a multiple of 4). After a 2-bit shift (divider division by 4), the R-divider is now 3 (instead of 12) and the N-divider is 2278.25 (instead of 9113). The new N-divider of 2278.25 is also called 1/4 fractional step because the modulo value of the N-divider is 0.25 = 1/4. In total, there are 4 different fractional 2-bit shift steps: full, 1/4, 1/2 and 3/4 step. 27 4528N-AUDR-11/09 If the fractional mode is switched off (bit 144 = 1) during direct shift mode (bit 32 = 0), the modulo value of the N-divider will be ignored (the new N-divider is then 2278 instead of 2278.25). This means that the PLL locks on the next lower multiple frequency of 4 x f PDF (in our case fPDF = 12.5 kHz). The new VCO frequency (fVCO) is then 113.9 MHz (instead of 113.9125 MHz in fractional mode). Also the PLL has additionally a special fractional logic which allows a good spurious suppression in the fractional and direct shift mode. Activating the wire switch (bit 60 = 1) and the correction charge pump (bit 60 = 1) the spurious suppression is active. 11.5 Charge Pump Current Settings Bit 62 (0 = 1 mA; 1 = 2 mA) allows to adjust the high current, which is active during a frequency change (if the delay time of the active HCDEL register is not switched off). A high charge pump current allows faster frequency changes. After a frequency change, the current reduction is reduced (in locked mode) to the low current which is set by bit 63 (0 = 50 A; 1 = 100 A). A lower charge pump current guarantees a higher S/N ratio. The high current charge pump can be switched off by the active HCDEL register bits. In this case, when HCDEL 1 is active and the bits 20 and 21 are 0 (HCDEL 1 delay time = off) or HCDEL 2 is active and the bits 22 and 23 are 0 (HCDEL 2 delay time = off), only the low current charge pump (current) is active in locked and in the frequency change mode. 11.6 AM Prescaler (Divider) Settings The AM mixer is used for up-conversion of the AM reception frequency to the IF frequency. Therefore, an AM prescaler is implemented to generate the necessary LO from the VCO frequency. For the reception of the AM band, different prescaler (divider) settings are possible. Table 11-1 on page 29 lists the AM prescaler (divider) settings and the reception frequencies. fVCO = 98.2 MHz to 124 MHz fIF = 10.7 MHz frec = fVCO - fIF fVCO = AM prescaler x (frec + fIF) The following formula can also be useful by AM frequencies higher than 20 MHz: fVCO = AM prescaler x (frec - fIF) 28 T4260 4528N-AUDR-11/09 T4260 Table 11-1. Note: AM Prescaler (Divider) Settings and the Reception Frequencies Divider (AM Prescaler) Minimum Reception Frequency [MHz] Maximum Reception Frequency [MHz] No divider 87.5 113.3 Divide by 2 38.4 51.3 Divide by 3 22.033 30.633 Divide by 4 13.85 20.3 Divide by 5 8.94 14.1 Divide by 6 5.667 9.967 Divide by 7 3.329 7.014 Divide by 8 1.575 4.8 Divide by 9 0.211 3.078 Divide by 10 0 1.7 The AM Prescaler Divider Settings with fVCO from 98.2 MHz to 124 MHz is only an example. The tuning range depends on the tuning diode and the inductor in the VCO circuit. The tank of the VCO should be designed for a maximum range at pin 18 (VTUNE) of 1.5 V to VSPLL - 1 V for a good S/N performance. The N- and R- divider can be calculated as following: N = AM Prescaler x (frec + fIF)/fstep N = (frec + fIF)/fstep R = fref/fstep fVCO = N x fstep fref = reference oscillator frequency (pin 27) (AM mode) (FM mode) (For all modes) Example of AM settings: If the receiving frequency is 0.84 MHz (AM) and the following conditions are: fref = 4 MHz; fstep = 10 kHz; fIF = 10.7 MHz and an AM-Prescaler of 10 a N-Divider of 11540 and a R-Divider of 400 is necessary. R = fref/fstep = 4 MHz/10 KHz = 400 N = AM Prescaler x (frec + fIF)/fstep = 10 x (0.84 MHz + 10.7 MHz)/10 KHz = 11540 11.7 External Voltage at AMLF (Pin 17) By using two ICs, for example, it is possible to operate the AMLF (pin 17) of the second IC either with the tuning voltage (VTUNE [pin 18]), the DAC 1 voltage [pin 1] or the DAC 2 voltage [pin 2] from the first T4260. For voltage reduction at the AMLF [pin 17], a voltage factor ratio of 100/16 (R1/R2) is required. This means that an applied voltage from 0.5 V at pin 17 (AMLF) corresponds to a tuning voltage of 3.625V. It is recommended to use R1 with 100 k and R2 with 16 k. The allowed range of R1 is 10 k to 1 M and 1.6 k to 160 k for R2. 29 4528N-AUDR-11/09 Figure 11-4. External Voltage at AMLF (Pin 17) T4260Gain VTUNE or DAC R1 R2 AMLF T4260 The maximum input voltage at the AMLF input (pin 17) depends on the applied supply voltage as well as on the gain and offset settings. To avoid any damages during the product's lifetime, the following formulas regarding SWAMLF voltage, gain and offset settings have to be observed (see Section 10.22 "Permitted DAC Conditions" on page 24). VSWAMLF x ([R1 + R2]/R2) x DAC gain factor + DAC offset < VS + 3V (R1 + R2)/R2 = 7.25 This means when having a gain factor of 2 and an offset value of 1V, the applied SWAMLF voltage should be limited to a voltage lower than 0.83V. SWAMLF voltage < (VS + 3V - DAC offset)/(DAC gain factor x 7.25) e.g.: maximum SWAMLF voltage = (10V + 3V - 1V)/(2 x 7.25) = 0.83V It is also possible to reduce the gain or offset instead (or along with) the SWAMLF voltage. 30 T4260 4528N-AUDR-11/09 T4260 Figure 11-5. Test Circuit Test Point 1 DAC1 MXFMOB 44 2 DAC2 MXFMOA 43 10n 330 100n 10n 3 FMAGCO 10n 3k 10n RFAGCA1 42 4 MXFMIA VST 41 5 MXFMIB MXAMOA 40 6 GNDRF MXAMOB 39 7 MXAMIB GNDT 38 8 MXAMIA VRT 37 VST 100n 9 AMAGCO IFINFM 36 10 IFAGCA2 IFINAM 35 330 2k4 11 SW2/AGC IFREF 34 100n 12 RFAGCA2 RFAGCFM 33 100k 13 SW1 IFAGCA1 32 100k 14 VRVCO IFAGCFM 31 100n VSPLL 15 VSPLL IFOUTA 30 16 FMLF IFOUTB 29 17 AMLF GNDPLL 28 100 10n 100n 1n 5k1 18 VTUNE REFFREQ 27 10k 5k6 15p 19 OSCGND VRPLL 26 10n 1n 22p 20 OSCE 47p 21 OSCB 22 OSCBUF 10n DATA 25 CLK 24 BUS EN 23 10n 31 4528N-AUDR-11/09 Figure 11-6. Application Circuit P2 P3 GNDT GNDPLL C13 R2 IFoutA Bu2 10 180 R5 2R7 C2 100n IFoutB Bu3 2k2 C15 KF1 R3 300 R6 300 F1 REFFREQ Bu4 100n C14 C9 F2 DATA P4 CLK P5 EN P6 100n 100n220n100n EN CLK OSCB OSCBUF DATA 25 24 23 OSCE IFREF SW2/AGC VRPLL IFINAM IFAGCA2 OSCGND IFINFM AMAGCO REFFREQ VRT MXAMIA 6 7 C29 VTUNE GNDT MXAMIB 5 GNDPLL MXAMOB GNDRF 4 AMLF MXAMOA MXFMIB 3 IFOUTB VST MXFMIA 2 FMLF RFAGCA1 FMAGCO 1 31 30 29 28 27 26 IFOUTA MXFMOA DAC2 34 33 32 MXFMOB 220n 100n 47p 42 41 40 39 38 37 36 35 DAC1 100p 44 43 100n C10 C11 C12 C8 VSPLL C6 C5 IFAGCFM C3 VRVCO C1 10 100n KF2 R8 IFAGCA1 2R7 1 SW1 P1 C7 RFAGCA2 RFAGCFM VS_T R1 C4 10 11 12 13 14 15 16 17 18 19 20 21 22 OSCBUF C47 C48 C28 C37 C39 Bu5 P12 P13 P C16 10n 11 47 22 100n 100n 100n DAC2 FM AM VT 22p 47p C31 C50 OSCB C41 C40 P8 P15 12p Bu4 C17 10n L2 100n C 15n SW1 42 1n C 100H C23 C24 49 BC 848 R14 1n C32 6p8 T3 R24 C43 R R11 6p8 F5 68k 25 1n 6p8 CD1 6k2 F3 L3 C25 5k1 R 2n2 C38 16 C22 4n7 2m2 2k7 68k 100n R26 18p 100 C46 CD3 BB804 T4 BB804 C 44 R12 R9 1n J109 100n R27 470 68k R10 C45 C21 5k6 10 C20 10n 10p C19 R 17 27p L1 C34 R23 47 F 27 C18 22 T1 4 220n BFR93A 10n VS_PLL BB804 P10 R13 R18 T2 1k P16 CD2 BC848B 470k R C C27 D1 19 26 470k R15 3p9 S391D 10n 1k DAC1 P7 Bu1 C36 L4 10n Ant 8 9 C30 D2 S391D 47 C35 10p AMPREIN P14 P9 AMAGCO C33 D3 100n R28 3k9 R22 470k S391D 32 T4260 4528N-AUDR-11/09 T4260 12. Ordering Information Extended Type Number Package Remarks T4260-ILQH Pb-free SSO44 Taped and reeled 13. Package Information 9.15 8.65 Package SSO44 Dimensions in mm 18.05 17.80 7.50 7.30 2.35 0.3 0.25 0.10 0.8 16.8 44 0.25 10.50 10.20 23 technical drawings according to DIN specifications 1 22 14. Revision History Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document. Revision No. History 4528N-AUDR-11/09 * Section 12 "Ordering Information" on page 33 changed 4528M-AUDR-03/08 * Figure 11-6 "Application Circuit" on page 32 changed 4528L-AUDR-05/07 * Put datasheet in a new template * Number 6.4 in section 7 "Electrical Characteristics" on page 6 added 4528K-AUDR-03/07 * Put datasheet in a new template * Pb-free logo on page 1 deleted * Table 10-8 "RF-AGC" on page 17 changed 33 4528N-AUDR-11/09 Headquarters International Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600 Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11 Atmel Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581 Technical Support broadcast@atmel.com Sales Contact www.atmel.com/contacts Product Contact Web Site www.atmel.com Literature Requests www.atmel.com/literature Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. (c) 2009 Atmel Corporation. All rights reserved. Atmel(R), logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. 4528N-AUDR-11/09