scheme. When S1 and S3 are closed, C1 charges to the sup-
ply voltage V05. During this time interval, switches S2 and S4
are open. In the second time interval, S1 and S3 are open;at
the same time, S2 and S4 are closed, C1 is charging C2. After
a number of cycles, the voltage cross C2 will be pumped to
V05. Since the anode of C2 is connected to ground, the output
at the cathode of C2 equals −(V05) when there is no load cur-
rent. The output voltage drop when a load is added is deter-
mined by the parasitic resistance (Rds(on) of the MOSFET
switches and the ESR of the capacitors) and the charge trans-
fer loss between capacitors.
10110005
FIGURE 3. Voltage Inverter Principle
SHUTDOWN AND LOAD DISCONNECT
In addition to the nominal charge pump and regulator func-
tions, the LM2685 features shutdown and load disconnect
circuitry. CE (chip enable) and SDP (shutdown positive) per-
form the same task with opposite input polarities. When CE
is low or SDP is high, all circuit blocks are disabled and V05
falls to ground potential. This is the same result as when the
die temperature exceeds 150°C (typical), and the device's in-
ternal thermal shutdown is triggered.
Forcing SDN (shutdown negative) high disables only the in-
verting charge pump. The doubling charge pump and the LDO
regulator continue to operate, so the V05 and the VPSW remain
at 5V.
The LM2685 incorporates two low impedance switches tied
to the V05 and VNEG outputs, because some special applica-
tions require load disconnect and this is achievable via the
switches. Switch PSW connects V05 to VPSW, and switch NSW
connects VNEG to VNSW. In normal operation, these switches
are closed, allowing 5V loads to be tied to either V05 or
VPSW and −5V loads to be tied to either VNEG or VNSW. Driving
SDN high opens switch NSW only, while forcing CE low or
SDP high, opens both the PSW and NSW.
Application Information
CAPACITOR SELECTION
The output resistance and ripple voltage are dependent on
the capacitance and ESR values of the external capacitors.
VOLTAGE DOUBLER EXTERNAL CAPACITORS
The selection of capacitors are based on the specifications of
the dropout voltage (which equals IOUT ROUT), the output volt-
age ripple, and the converter efficiency.
where RSW is the sum of the ON resistance of the internal
MOSFET switches as shown in Figure 2.
The peak-to-peak output voltage ripple is determined by the
oscillator frequency, the capacitance and ESR of the capac-
itor C3.
High capacitance (2.2µF to higher), low ESR capacitors can
reduce the output resistance and the voltage ripple.
where IQ(V+) is the quiescent power loss of the IC device, and
I2LR is the conversion loss associated with the switch on-re-
sistance, the two external capacitors and their ESRs.
Low ESR capacitors (table to be referenced) are recommend-
ed to maximize efficiency, reduce the output voltage drop and
voltage ripple.
+5 LDO REGULATOR EXTERNAL CAPACITORS
The voltage doubler output capacitor, C3, serves as the input
capacitor of the +5 LDO regulator. The output capacitor C4,
must meet the requirement for minimum amount of capaci-
tance and appropriate ESR (Equivalent Serving Resistance)
for proper operation. The ESR value must remain within the
regions of stability as shown in Figure 4, Figure 5 and Figure
6 to ensure output's stability. A minimum capacitance of 1µF
is required at the output. This can be increased without limit,
but a 4.7µF tantalum capacitor is recommended for loads
ranging upto the maximum specification. With lighter loads of
less or equal to 10mA, ceramic capacitor of at least 1µF and
ESR in the milliohms can be used. This has to be connected
to VPSW pin instead of the V05 pin.
Any output capacitor used should have a good tolerance over
temperature for capacitance and ESR values. The larger the
capacitor, with ESR within the stable region, the better the
stability and noise performance.
10110025
FIGURE 4. ESR Curve for COUT = 2.2µF
www.national.com 8
101100 Version 7 Revision 3 Print Date/Time: 2011/09/22 14:26:35
LM2685