©2017 Advanced Linear Devices, Inc., Vers. 1.2 www.aldinc.com 1 of 12
e
EPAD
TM
®
N
A
B
L
E
D
E
ADVANCED
LINEAR
DEVICES, INC.
GENERAL DESCRIPTION
The ALD212900A/ALD212900 precision N-Channel EPAD® MOSFET array is
precision matched at the factory using ALD’s proven EPAD® CMOS technology.
These dual monolithic devices are enhanced additions to the ALD110900A/
ALD110900 EPAD® MOSFET Family, with increased forward transconductance
and output conductance, particularly at very low supply voltages.
Intended for low voltage, low power small signal applications, the ALD212900A/
ALD212900 features Zero-Threshold™ voltage, which enables circuit designs
with input/output signals referenced to GND at enhanced operating voltage
ranges. With these devices, a circuit with multiple cascading stages can be
built to operate at extremely low supply/bias voltage levels. For example, a
nanopower input amplifier stage operating at less than 0.2V supply voltage has
been successfully built with these devices.
ALD212900A EPAD MOSFETs feature exceptional matched pair device electri-
cal characteristics of Gate Threshold Voltage VGS(th) set precisely at 0.00V
+0.01V, IDS = +20µA @ VDS = 0.1V, with a typical offset voltage of only +0.001V
(1mV). Built on a single monolithic chip, they also exhibit excellent temperature
tracking characteristics. These precision devices are versatile as design com-
ponents for a broad range of analog small signal applications such as basic
building blocks for current mirrors, matching circuits, current sources, differen-
tial amplifier input stages, transmission gates, and multiplexers. They also ex-
cel in limited operating voltage applications, such as very low level voltage-
clamps and nano-power normally-on circuits.
In addition to precision matched-pair electrical characteristics, each individual
EPAD MOSFET also exhibits well controlled manufacturing characteristics, en-
abling the user to depend on tight design limits from different production batches.
These devices are built for minimum offset voltage and differential thermal re-
sponse, and they can be used for switching and amplifying applications in +0.1V
to +10V (+0.05V to +5V) powered systems where low input bias current, low
input capacitance, and fast switching speed are desired. At VGS > 0.00V, the
device exhibits enhancement mode characteristics whereas at VGS < 0.00V the
device operates in the subthreshold voltage region and exhibits conventional
depletion mode characteristics, with well controlled turn-off and sub-threshold
levels that operate the same as standard enhancement mode MOSFETs.
The ALD212900A/ALD212900 features high input impedance (2.5 x 1010Ω) and
high DC current gain (>108). A sample calculation of the DC current gain at a
drain output current of 30mA and input current of 300pA at 25°C is 30mA/300pA
= 100,000,000, which translates into a dynamic operating current range of about
eight orders of magnitude. A series of four graphs titled “Forward Transfer Char-
acteristics”, with the 2nd and 3rd sub-titled “expanded (subthreshold)” and “fur-
ther expanded (subthreshold)”, and the 4th sub-titled “low voltage”, illustrates
the wide dynamic operating range of these devices.
Generally it is recommended that the V+ pin be connected to the most positive
voltage and the V- and IC (internally-connected) pins to the most negative volt-
age in the system. All other pins must have voltages within these voltage limits
at all times. Standard ESD protection facilities and handling procedures for static
sensitive devices are highly recommended when using these devices.
PRECISION N-CHANNEL EPAD® MOSFET ARRAY
DUAL HIGH DRIVE ZERO THRESHOLD™ MATCHED PAIR
FEATURES & BENEFITS
• Zero Threshold™ VGS(th) = 0.00V +0.01V
• VOS (VGS(th) match) to 2mV/10mV max.
• Sub-threshold voltage ( nano-power) operation
• < 100mV min. operating voltage
• < 1nA min. operating current
• < 1nW min. operating power
• > 100,000,000:1 operating current ranges
• High transconductance and output conductance
• Low RDS(ON) of 14Ω
• Output current >50mA
• Matched and tracked tempco
• Tight lot-to-lot parametric control
• Positive, zero, and negative VGS(th) tempco
• Low input capacitance and leakage currents
APPLICATIONS
• Low overhead current mirrors and current sources
• Zero Power Normally-On circuits
• Energy harvesting circuits
• Very low voltage analog and digital circuits
• Zero power fail-safe circuits
• Backup battery circuits & power failure detector
• Extremely low level voltage-clamps
• Extremely low level zero-crossing detector
• Matched source followers and buffers
• Precision current mirrors and current sources
• Matched capacitive probes and sensor interfaces
• Charge detectors and charge integrators
• High gain differential amplifier input stage
• Matched peak-detectors and level-shifters
• Multiple Channel Sample-and-Hold switches
• Precision Current multipliers
• Discrete matched analog switches/multiplexers
• Nanopower discrete voltage comparators
ALD212900A/ALD212900
VGS(th)= +0.00V
*IC pins are internally connected, connect to V-
SAL, PAL PACKAGES
PIN CONFIGURATION
ALD212900
V-
G
N1
D
N1
S
12
D
N2
G
N2
1
2
36
7
8
45
M 1 M 2
V-
V-
V-
IC* V+
ORDERING INFORMATION (“L” suffix denotes lead-free (RoHS))
*Contact factory for industrial temp. range or user-specified threshold voltage values.
Operating Temperature Range *
0°C to +70°C
8-Pin SOIC Package 8-Pin Plastic Dip Package
ALD212900ASAL ALD212900APAL
ALD212900SAL ALD212900PAL
ALD212900A/ALD212900 Advanced Linear Devices 2 of 12
Notes: 1 Consists of junction leakage currents
OPERATING ELECTRICAL CHARACTERISTICS
V+ = +5V V- = GND TA = 25°C unless otherwise specified
ALD212900A ALD212900
Parameter Symbol Min Typ Max Min Typ Max Unit Test Conditions
Gate Threshold Voltage VGS(th) -0.02 0.00 0.02 -0.02 0.00 0.02 V IDS = 20µA, VDS = 0.1V
Offset Voltage VOS 12 210mVV
GS(th)M1 - VGS(th)M2
Offset Voltage Tempco TCVOS 55µV/°CV
DS1 = VDS2
GateThreshold Voltage Tempco TCVGS(th) -1.7 -1.7 mV/°CI
D = 20µA, VDS = 0.1V
0.0 0.0 ID = 760µA, VDS = 0.1V
+0.6 +1.6 ID = 1.5mA, VDS = 0.1V
On Drain Current IDS(ON) 79 79 mA VGS = +3.0V, VDS = +3V
85 85 µAV
GS = +0.1V, VDS = +0.1V
Forward Transconductance GFS 38 38 mmho VGS = +3.0V
VDS = +3.0V
Transconductance Mismatch ∆GFS 1.8 1.8 %
Output Conductance GOS 2.3 2.3 mmho VGS = +3.0V
VDS = +3.0V
Drain Source On Resistance RDS(ON) 14 14 ΩVGS = +5.0V
VDS = +0.1V
Drain Source On Resistance RDS(ON) 55KΩVGS = +0.0V, VDS = +0.1V
1.18 1.18 VGS = +0.1V, VDS = +0.1V
Drain Source On Resistance ∆RDS(ON) 1.8 1.8 % VGS = +5.0V
Tolerance VDS = +0.1V
Drain Source On Resistance ∆RDS(ON) 0.6 0.6 %
Mismatch
Drain Source Breakdown BVDSX 10 10 V V- = VGS = -1.0V
Voltage IDS = 10µA
Drain Source Leakage Current1IDS(OFF) 10 400 10 400 pA VGS = -1.0V, VDS = +5V
V- = -5V
44nAT
A = 125°C
Gate Leakage Current1IGSS 5 200 5 200 pA VGS = +5V, VDS = 0V
11nAT
A = 125°C
Input Capacitance CISS 30 30 pF
Transfer Reverse Capacitance CRSS 22pF
Turn-on Delay Time ton 10 10 ns V+ = 5V, RL = 5KΩ
Turn-off Delay Time toff 10 10 ns V+ = 5V, RL = 5KΩ
Crosstalk 60 60 dB f = 100KHz
ABSOLUTE MAXIMUM RATINGS
Drain-Source voltage, VDS 10.6V
Gate-Source voltage, VGS 10.6V
Operating Current 80mA
Power dissipation 500mW
Operating temperature range SAL, PAL 0°C to +70°C
Storage temperature range -65°C to +150°C
Lead temperature, 10 seconds +260°C
CAUTION: ESD Sensitive Device. Use static control procedures in ESD controlled environment.
ALD212900A/ALD212900 Advanced Linear Devices 3 of 12
PERFORMANCE CHARACTERISTICS OF EPAD®
PRECISION MATCHED PAIR MOSFET FAMILY
ALD2108xx/ALD2129xx/ALD2148xx/ALD2169xx high precision
monolithic quad/dual N-Channel MOSFET arrays are enhanced
versions of the ALD1108xx/ALD1109xx EPAD® MOSFET family, with
increased forward transconductance and output conductance, in-
tended for operation at very low power supply voltages. These de-
vices are also capable of sub-threshold operation with less than
1nA of operating supply currents and at the same time delivering
higher output drive currents (typ. > 50mA). They feature precision
Gate Offset Voltages, VOS , defined as the difference in VGS(th)
between MOSFET pairs M1 and M2 or M3 and M4.
ALD's Electrically Programmable Analog Device (EPAD®) technol-
ogy provides the industry's only family of matched MOSFET tran-
sistors with a range of precision gate-threshold voltage values. All
members of this family are designed and actively programmed for
exceptional matching of device electrical and temperature charac-
teristics. Gate Threshold Voltage VGS(th) values range from -3.50V
Depletion Mode to +3.50V Enhancement Mode devices, including
standard products with VGS(th) specified at -3.50V, -1.30V, -0.40V,
+0.00V, +0.20V, +0.40V, +0.80V, +1.40V, and +3.30V. ALD can
also provide any customer-desired VGS(th) between -3.50V and
+3.50V on a special order basis. For all these devices ALD EPAD
technology enables excellent well-controlled gate threshold volt-
age, subthreshold voltage, and low leakage characteristics. With
well matched design and precision programming, units from differ-
ent production lots provide the user with exceptional matching and
uniformity characteristics. Built on the same monolithic IC chip, the
units also have excellent temperature tracking characteristics.
This ALD2108xx/ALD2129xx/ALD2148xx/ALD2169xx EPAD
MOSFET Array product family (EPAD MOSFET) is available in three
separate categories, each providing a distinctly different set of elec-
trical specifications and characteristics. The first category is the
ALD210800A/ALD210800/ALD212900A/ALD212900 Zero-Thresh-
old™ mode EPAD MOSFETs. The second is the ALD2108xx/
ALD2129xx enhancement mode EPAD MOSFETs. The third cat-
egory includes the ALD2148xx/ALD2169xx depletion mode EPAD
MOSFETs. (The suffix “xx” denotes threshold voltage in 0.1V steps,
for example, xx=08 denotes 0.80V). For each device, there is a
zero-tempco bias current and bias voltage point. When a design
utilizes such a feature, then the gate-threshold voltage is tempera-
ture stable, greatly simplifying certain designs where stability of
certain circuit parameters over a temperature range is desired.
The ALD210800A/ALD210800 are quad Zero Threshold MOSFETs
in which the individual gate-threshold voltage of each MOSFET is
set at zero, VGS(th) = 0.00V at IDS(ON) = 10µA @ VDS(ON) = +0.1V
(IDS(ON) = 20µA for the dual ALD212900A/ALD212900). Zero
Threshold MOSFETs operate in the enhancement region when op-
erated above threshold voltage (VGS > 0.00V and IDS > 10µA) and
subthreshold region when operated at or below threshold voltage
(VGS ≤ 0.00V and IDS < 10µA). These devices, along with other
low VGS(th) members of the product family, enable ultra low supply
voltage analog or digital operation and nanopower circuit designs,
thereby reducing or eliminating the use of very high valued (expen-
sive) resistors in many cases.
The ALD2108xx/ALD2129xx (quad/dual) product family features
precision matched enhancement mode EPAD MOSFET devices,
which require a positive gate bias voltage VGS to turn on. Precision
VGS(th) values at +3.30V, +1.40V, +0.80V, +0.40V and +0.20V are
offered. No conductive channel exists between the source and drain
at zero applied gate voltage (VGS = 0.00V) for +3.30V, +1.40V and
+0.80V versions. The +0.40V and the +0.20V versions have a sub-
threshold current at about 1nA and 100nA for the ALD2108xx (2nA
and 200nA for the ALD2129xx) respectively at zero applied gate
voltage. They are also capable of delivering lower RDS(ON) and
higher output currents greater than 68mA (see specifications).
The ALD2148xx/ALD2169xx (quad/dual) features Depletion Mode
EPAD MOSFETs, which are normally-on devices at zero applied
gate voltage. The VGS(th) is set at a negative voltage level
(V- < VGS < VS) at which the EPAD MOSFET turns off. Without a
supply voltage and/or with VGS = V- = 0.00V = Ground, the EPAD
MOSFET device is already turned on and exhibits a defined and
controlled on-resistance RDS(ON). An EPAD MOSFET may be
turned off when a negative voltage is applied to V- pin and VGS set
more negative than its VGS(th). These Depletion Mode EPAD
MOSFETs are different from most other depletion mode MOSFETs
and JFETs in that they do not exhibit high gate leakage currents
and channel/junction leakage currents, while they stay controlled,
modulated and turned off at precise voltages. The same MOSFET
device equations as those for enhancement mode devices apply.
KEY APPLICATION ENVIRONMENTS
EPAD MOSFETs are ideal for circuits requiring low VOS and low
operating currents with tracked differential thermal responses. They
feature low input bias currents (less than 200pA max.), low input
capacitance and fast switching speed. These and other operating
characteristics offer unique solutions in one or more of the follow-
ing operating environments:
* Low supply voltage: 0.1V to 10V (+0.05V to +5V)
* Ultra low supply voltage: < +10mV to +0.1V
* Nanopower operation: voltage x current = nW or µW
* Precision VOS characteristics
* Matching and tracking of multiple MOSFETs
* Matching across multiple packages
ELECTRICAL CHARACTERISTICS
The turn-on and turn-off electrical characteristics of the EPAD
MOSFET products are shown in the IDS(ON) vs. VDS(ON) and
IDS(ON) vs. VGS graphs. Each graph shows IDS(ON) versus VDS(ON)
characteristics as a function of VGS in a different operating region
under different bias conditions, while IDS(ON) at a given gate input
voltage is controlled and predictable. A series of four graphs titled
“Forward Transfer Characteristics”, with the 2nd and 3rd sub-titled
“expanded (subthreshold)” and “further expanded (subthreshold)”,
and the 4th sub-titled “low voltage”, illustrates the wide dynamic
operating range of these devices.
Classic MOSFET equations for an N-channel MOSFET also apply
to EPAD MOSFETs.
The drain current in the linear region (VDS(ON) < VGS - VGS(th)) is
given by:
IDS(ON) = u . COX . W/L . [VGS - VGS(th) - VDS/2] . VDS(ON)
where: u = Mobility
COX = Capacitance / unit area of Gate electrode
VGS = Gate to Source Voltage
VGS(th) = Gate Threshold (Turn-on)Voltage
VDS(ON) = Drain to Source On Voltage
W = Channel width
L = Channel length
In this region of operation the IDS(ON) value is proportional to the
VDS(ON) value and the device can be used as a gate-voltage con-
trolled resistor.
For higher values of VDS(ON) where VDS(ON) ≥ VGS - VGS(th), the
saturation current IDS(ON) is now given by (approx.):
IDS(ON) = u . COX . W/L . [VGS - VGS(th)]2
ALD212900A/ALD212900 Advanced Linear Devices 4 of 12
PERFORMANCE CHARACTERISTICS OF EPAD®
PRECISION MATCHED PAIR MOSFET FAMILY (cont.)
SUB-THRESHOLD REGION OF OPERATION
The gate threshold (turn-on) voltage VGS(th) of the EPAD MOSFET
is a voltage below which the MOSFET conduction channel rapidly
turns off. For analog designs, this gate threshold voltage directly
affects the operating signal voltage range and the operating bias
current levels.
At a voltage below VGS(th), an EPAD MOSFET exhibits a turn-off
characteristic in an operating region called the subthreshold re-
gion. This is when the EPAD MOSFET conduction channel rapidly
turns off as a function of decreasing applied gate voltage. The con-
duction channel, induced by the gate voltage on the gate elec-
trode, decreases exponentially and causes the drain current to de-
crease exponentially as well. However, the conduction channel does
not shut off abruptly with decreasing gate voltage, but rather de-
creases at a fixed rate of about 104mV per decade of drain current
decrease. For example, for the ALD2108xx device, if the gate thresh-
old voltage is +0.20V, the drain current is 10µA at VGS = +0.20V.
At VGS = +0.096V, the drain current would decrease to 1µA. Ex-
trapolating from this, the drain current is about 0.1µA at
VGS = 0.00V, 1nA at VGS = -0.216V, and so forth. This subthresh-
old characteristic extends all the way down to current levels below
1nA and is limited by junction leakage currents.
At a drain current of “zero current” as defined and selected by the
user, the VGS voltage at that zero current can now be estimated.
Note that using the above example, with VGS(th) = +0.20V, the
drain current still hovers around 100nA when the gate is at ground
voltage. With a device that has VGS(th) = +0.40V (part number
ALD210804), the drain current is about 2nA when the gate is at
ground potential. Thus, in this case an input signal referenced to
ground can operate with a natural drain current of only 2nA internal
bias current, dissipating nano-watts of power.
LOW POWER AND NANOPOWER
When supply voltages decrease, the power consumption of a given
load resistor decreases as the square of the supply voltage. Thus,
one of the benefits in reducing supply voltage is to reduce power
consumption. While decreasing power supply voltages and power
consumption go hand-in-hand with decreasing useful AC bandwidth
and increased noise effects in the circuit, a circuit designer can
make the necessary tradeoffs and adjustments in any given circuit
design and bias the circuit accordingly for optimal performance.
With EPAD MOSFETs, a circuit that performs any specific function
can be designed so that power consumption of that circuit is mini-
mized. These circuits operate in low power mode where the power
consumed is measure in mW, µW, and nW (nano-watt) region and
still provide a useful and controlled circuit function operation.
ZERO TEMPERATURE COEFFICIENT (ZTC) OPERATION
For an EPAD MOSFET in this product family, operating points exist
where the various factors that cause the current to increase as a
function of temperature balance out those that cause the current to
decrease, thereby canceling each other, and resulting in a net tem-
perature coefficient of near zero. An example of this temperature
stable operating point is obtained by a ZTC voltage bias condition,
which is 0.38V above VGS(th) when VDS(ON) = +0.1V, resulting in
a temperature stable current level of about 380µA for the ALD2108xx
and 760µA for the ALD2129xx devices.
PERFORMANCE CHARACTERISTICS
Performance characteristics of the EPAD MOSFET product family
are shown in the following graphs. In general, the gate threshold
voltage shift for each member of the product family causes other
affected electrical characteristics to shift linearly with VGS(th) bias
voltage. This linear shift in VGS causes the subthreshold I-V curves
to shift linearly as well. Accordingly, the subthreshold operating cur-
rent can be determined by calculating the gate source voltage drop
relative to its gate threshold voltage, VGS(th).
NORMALLY-ON FIXED RDS(ON) AT VGS = GROUND
Several members of this MOSFET family produce a fixed resis-
tance when their gate is grounded. For ALD210800, the drain cur-
rent at VDS = 0.1V is @ 10µA at VGS = 0.00V. Thus, just by ground-
ing the gate of the ALD210800, a resistor with RDS(ON) = ~10KΩ is
produced (For ALD212900 device, RDS(ON) = ~5KΩ). When an
ALD214804 gate is grounded, the drain current IDS = 424µA @
VDS = 0.1V, producing RDS(ON) = ~236Ω. Similarly, ALD214813
and ALD214835 produces 1.71mA and 3.33mA for each MOSFET,
respectively, at VGS = 0.00V, producing RDS(ON) values of 59Ω
and 30Ω, respectively. For example, when all 4 MOSFETs in an
ALD214835 are connected in parallel, an on-resistance of 30/4 =
~7.5Ω is measured between the Drain and Source terminals when
VGS = V- = 0.00V, producing a fixed on-resistance without any gate
bias voltages applied to the device.
MATCHING CHARACTERISTICS
One of the key performance benefits of using matched-pair EPAD
MOSFETs is to maintain temperature tracking between the differ-
ent devices in the same package. In general, for EPAD MOSFET
matched pair devices, one device of the matched pair has gate
leakage currents, junction temperature effects, and drain current
temperature coefficient as a function of bias voltage that cancel
out similar effects of the other device, resulting in a temperature
stable circuit. As mentioned earlier, this temperature stability can
be further enhanced by biasing the matched-pairs at Zero Tempco
(ZTC) point, even though that may require special circuit configu-
rations and power consumption design considerations.
POWER SUPPLY SEQUENCES AND ESD CONTROL
EPAD MOSFETs are robust and reliable, as demonstrated by more
than a decade of production history supplied to a large installed
base of customers across the world. However, these devices do
require a few design and handling precautions in order for them to
be used successfully.
EPAD MOSFETs, being a CMOS Integrated Circuit, in addition to
having Drain, Gate and Source pins normally found in a MOSFET
device, have three other types of pins, namely V+, V- and IC pins.
V+ is connected to the substrate, which must always be connected
to the most positive supply in a circuit. V- is the body of the MOSFET,
which must be connected to the most negative supply voltage in
the circuit. IC pins are internally connected pins, which must also
be connected to V-. Drain, Gate and Source pins must have volt-
ages between V- and V+ at all times.
Proper power-up sequencing requires powering up supply voltages
before applying any signals. During the power down cycle, remove
all signals before removing V- and V+. This way internally back
biased diodes are never allowed to become forward biased, possi-
bly causing damage to the device. Of course, standard ESD con-
trol procedures should also be observed so that static charge does
not degrade the performance of the devices.
ALD212900A/ALD212900 Advanced Linear Devices 5 of 12
TYPICAL PERFORMANCE CHARACTERISTICS
FORWARD TRANSFER CHARACTERISTICS
LOW VOLTAGE
500
400
300
200
0
100
GATE SOURCE OVERDRIVE VOLTAGE
VGS - VGS
(
th
)
(V)
DRAIN SOURCE ON CURRENT
IDS(ON) (µA)
0 +0.1 +0.2 +0.4 +0.5+0.3
-0.4 -0.3 -0.1-0.2
VDS = + 5.0V
TA = + 25°C
FORWARD TRANSFER CHARACTERISTICS
FURTHER EXPANDED (SUBTHRESHOLD)
GATE SOURCE OVERDRIVE VOLTAGE
VGS - VGS(th) (V)
DRAIN SOURCE ON CURRENT
IDS(ON) (nA)
1000000.00
10000.00
1000.00
100.00
10.00
1.00
0.10
0.01
-0.5 -0.4 -0.3 -0.2 -0.1 0.0 +0.1 +0.2
100000.00
TA = + 25°C
LOW VOLTAGE OUTPUT
CHARACTERISTICS
DRAIN SOURCE ON VOLTAGE - VDS(ON) (V)
DRAIN SOURCE ON CURRENT
IDS(ON) (mA)
-0.4 -0.3 -0.2 -0.1 0.0 0.1 0.2 0.3 0.4 0.5
40
30
20
10
0
-10
-20
-30
-40
V- = 0V
1V
2V
4V
5V
VGS - VGS(th) = 0.5V
3V
OUTPUT CHARACTERISTICS
DRAIN SOURCE ON VOLTAGE - VDS(ON) (V)
DRAIN SOURCE ON CURRENT
IDS(ON) (mA)
02
40
100
80
60
20
0
6 8 10 4
VGS=VGS(th)+0.5V
VGS=VGS(th)+1.0V
VGS=VGS(th)+2.5V
VGS=VGS(th)+3.0V
VGS=VGS(th)+1.5V
VGS=VGS(th)+2.0V
FORWARD TRANSFER CHARACTERISTICS
100
DRAIN SOURCE ON CURRENT
IDS(ON) (mA)
GATE SOURCE VOLTAGE - VGS (V)
-4 0
60
0
-2 24 6 8
20
80
40
TA = + 25°C
VDS = + 5V
VGS(th) = +0.4V
VGS(th) = -3.5V
VGS(th) = +1.4V
VGS(th)
= -0.4V
VGS(th) = 0.0V
VGS(th) = +0.2V
VGS(th)
= -0.8V
VGS(th)
= -0.2V
VGS(th) = +0.8V
VGS(th)
= -1.3V
FORWARD TRANSFER CHARACTERISTICS
EXPANDED (SUBTHRESHOLD)
GATE SOURCE VOLTAGE - VGS (V)
DRAIN SOURCE ON CURRENT
IDS(ON) (nA)
100000.00
10000.00
1000.00
100.00
10.00
1.00
0.10
0.01
-5 -4 -3 -2 -1 0 +1 +2
1000000.00
ALD216935
ALD212914
ALD212908
ALD212904
ALD216904
ALD216908
ALD216913
ALD216902
ALD212900
ALD212902
TA =
+ 25°C
ALD212900A/ALD212900 Advanced Linear Devices 6 of 12
TYPICAL PERFORMANCE CHARACTERISTICS (cont.)
LOW LEVEL OUTPUT CONDUCTANCE
vs. AMBIENT TEMPERATURE
1000
800
600
400
200
0
LOW LEVEL OUTPUT
CONDUCTANCE - GOS (µA/V)
AMBIENT TEMPERATURE - TA (°C)
-50 -25 0+25 +50 +125
+100
+75
VGS = VGS(th) + 0.5V
VDS = + 3.0V
HIGH LEVEL OUTPUT CONDUCTANCE
vs. GATE THRESHOLD VOLTAGE
GATE THRESHOLD VOLTAGE - VGS(th) (V)
-4.0 -3.0 -2.0 -1.0 0.0 +2.0 +3.0+1.0
HIGH LEVEL OUTPUT
CONDUCTANCE - GOS (mA/V)
2.75
2.50
2.00
2.25
1.75
1.50
VGS = VGS(th) + 3.0V
VDS = + 3.0V
TA = + 25°C
LOW LEVEL OUTPUT CONDUCTANCE
vs. GATE THRESHOLD VOLTAGE
1000
0
LOW LEVEL OUTPUT
CONDUCTANCE - GOS (µA/V)
-3.0 -2.0 -1.0 0 +2.0 +3.0+1.0-4.0
200
400
600
800
GATE THRESHOLD VOLTAGE - VGS(th) (V)
TA = + 25°C
VGS = VGS(th) + 0.5V
VDS = + 3.0V
HIGH LEVEL OUTPUT CONDUCTANCE
vs. AMBIENT TEMPERATURE
3.50
3.00
2.75
HIGH LEVEL OUTPUT
CONDUCTANCE - GOS (mA/V)
-50 -25 0 +25 +50 +125+100+75
3.25
2.50
2.00
2.25
AMBIENT TEMPERATURE - TA (°C)
VGS = VGS(th)+ 3.0V
VDS = + 3.0V
TRANSCONDUCTANCE vs.
AMBIENT TEMPERATURE
TRANSCONDUCTANCE
GFS (mA/V)
100
80
60
40
0
20
AMBIENT TEMPERATURE - TA (°C)
-50 -25 0 +25 +50 +125+100+75
VGS = VGS(th) + 3.0V
VDS = + 3.0V
TRANSCONDUCTANCE vs.
GATE THRESHOLD VOLTAGE
GATE THRESHOLD VOLTAGE - VGS(th) (V)
-4.0 -3.0 -2.0 -1.0 0.0 +2.0 +3.0+1.0
80
60
40
20
TRANSCONDUCTANCE
GFS ( mA/V)
0
TA = +25°CVGS = VGS(th) + 3.0V
VDS = 3.0V
ALD212900A/ALD212900 Advanced Linear Devices 7 of 12
TYPICAL PERFORMANCE CHARACTERISTICS (cont.)
OUTPUT CHARACTERISTICS
DRAIN SOURCE ON VOLTAGE - VDS(ON) (V)
100
80
60
40
20
0
DRAIN SOURCE ON CURRENT
IDS(ON) (mA)
543210
VGS = VGS(th) + 3V
+125°C
+70°C
-55°C
+25°C
0°C
ZERO TEMPERATURE COEFFICIENT (ZTC)
GATE SOURCE OVERDRIVE VOLTAGE
VGS - VGS(th) (V)
1000
600
0
+0.3 +0.5
0+0.4
+0.2+0.1
DRAIN SOURCE ON CURRENT
IDS(ON) (µA)
800
400
200
+125°C
- 55°C
+25°C
VDS = + 0.1V
Zero Temperature
Coefficient (ZTC)
GATE SOURCE OVERDRIVE VOLTAGE
vs. DRAIN SOURCE ON CURRENT
0 10 20 30 40 706050
DRAIN SOURCE ON CURRENT - IDS(ON) (mA)
GATE SOURCE OVERDRIVE VOLTAGE
VGS-VGS(th) (V)
4
3
2
5
1
0
+125°C
+25°C
+70°C
-55°C
0°C
V+ = VDS = + 5V
GATE THRESHOLD VOLTAGE vs.
AMBIENT TEMPERATURE
2.0
0
GATE THRESHOLD VOLTAGE
VGS(th) (V)
AMBIENT TEMPERATURE - TA (°C)
-50 -25 0 +25 +50 +125
+100+75
-1.0
-2.0
1.0
VDS = + 0.1V
ID = 20µA
VGS(th) = 0.8V
VGS(th) = 0.0V
VGS(th) = -1.4V
DRAIN SOURCE ON CURRENT vs.
GATE SOURCE OVERDRIVE VOLTAGE
100
80
60
40
20
0
543210
DRAIN SOURCE ON CURRENT
IDS(ON)
(mA)
GATE SOURCE OVERDRIVE VOLTAGE
VGS - VGS(th)
(V)
VDS = + 1.0V -55°C
+25°C
+70°C+125°C
0°C
5
4
3
2
1
0
1086420
GATE SOURCE OVERDRIVE VOLTAGE
vs. DRAIN SOURCE ON CURRENT
GATE SOURCE OVERDRIVE VOLTAGE
VGS-VGS(th) (V)
DRAIN SOURCE ON CURRENT - IDS(ON) (mA)
VDS = + 0.1V
+25°C
- 55°C
0°C
+125°C
+70°C
ALD212900A/ALD212900 Advanced Linear Devices 8 of 12
TYPICAL PERFORMANCE CHARACTERISTICS (cont.)
OFFSET VOLTAGE vs.
AMBIENT TEMPERATURE
+10
+8
+6
+4
+2
-2
0
-10
OFFSET VOLTAGE
VOS (mV)
-50 -25 0 +25 +50 +125+100+75
AMBIENT TEMPERATURE - TA (°C)
-8
-6
-4
REPRESENTATIVE UNITS
VOS = VGS(th)M1 - VGS(th)M2
DRAIN OFF LEAKAGE CURRENT IDS(OFF)
vs. AMBIENT TEMPERATURE
AMBIENT TEMPERATURE - TA (°C)
-50 -25 0+25 +50 +125+100+75
500
400
DRAIN OFF LEAKAGE CURRENT
IDS(OFF) (pA)
300
200
600
100
0
IDS(OFF)
ALD212900A/ALD212900 Advanced Linear Devices 9 of 12
DIFFERENTIAL AMPLIFIER CURRENT SOURCE MULTIPLICATION
CURRENT SOURCE MIRROR CURRENT SOURCE WITH GATE CONTROL
TYPICAL APPLICATIONS
ISET RSET
M3
V+ = +5V
ISOURCE
M1, M2: N - Channel MOSFET
M3, M4: P - Channel MOSFET
M1M2
V+ = +5V
M4
M3, M4:
ALD1102,
ALD1117,
1/2 ALD1103,
1/2 ALD1105,
1/2 ALD1107, or
1/2 ALD3107xx
M1, M2:
ALD1101,
ALD1116,
ALD1109xx,
ALD2129xx,
1/2 ALD1103,
1/2 ALD1105,
1/2 ALD1106,
1/2 ALD1108xx, or
1/2 ALD2108xx
RSOURCE
ISOURCE = ISET = V+ - Vt
RSET
where Vt = VGS - VGS(th) = VDS
V+ = +5V
I
SOURCE
R
SET
M
3
I
SET
ON
OFF
Digital Logic Control
of Current Source
M
1
: N - Channel MOSFET
M
3,
M
4
: P - Channel MOSFET
M
4
M
1
R
SOURCE
M1:
1/2 ALD1101,
1/2 ALD1116,
1/2 ALD1109xx,
1/2 ALD2129xx,
1/4 ALD1103,
1/4 ALD1105,
1/4 ALD1106,
1/4 ALD1108xx, or
1/4 ALD2108xx
M3, M4:
ALD1102,
ALD1117,
1/2 ALD1103,
1/2 ALD1105,
1/2 ALD1107, or
1/2 ALD3107xx
V+
PMOS PAIR
M
4
V
OUT
V
IN
-
NMOS PAIR
M
2
M
1
V
IN
+
Current
Source
M
3
M
1
, M
2
: N - Channel MOSFET
M
3
, M
4
: P - Channel MOSFET
M3, M4:
ALD1102,
ALD1117,
1/2 ALD1103,
1/2 ALD1105,
1/2 ALD1107, or
1/2 ALD3107xx
M1, M2:
ALD1101,
ALD1116,
ALD1109xx,
ALD2129xx,
1/2 ALD1103,
1/2 ALD1105,
1/2 ALD1106,
1/2 ALD1108xx, or
1/2 ALD2108xx
MSET, M1..MN: N - Channel MOSFET
ISET
V+ = +5V
ISOURCE = ISET x N
RSET
M2M3
MSET M1MN
Package 1 Package N
MSET, M1..MN:
N x ALD1101, N x ALD1116,
N x ALD1109xx, N x ALD2129xx,
N x ALD1103, N x ALD1106,
N x ALD1108xx, or
N x ALD2108xx
All M's in the set are
from the same part number.
V+ = +5V
RSOURCE
ALD212900A/ALD212900 Advanced Linear Devices 10 of 12
CASCODE CURRENT SOURCES
BASIC CURRENT SOURCES
P- CHANNEL CURRENT SOURCE
N- CHANNEL CURRENT SOURCE
TYPICAL APPLICATIONS (cont.)
I
SET
V+ = +5V
M
2
I
SOURCE
R
SET
M
3
M
1
M
1
, M
2
, M
3
, M
4
: N - Channel MOSFET
where M1 and M2 is a matched pair
and M3 and M4 is a second matched pair.
M
4
M1, M2:
ALD1101,
ALD1116,
ALD2129xx,
1/2 ALD1103,
1/2 ALD1105,
1/2 ALD1106, or
1/2 ALD2108xx
V+ = +5V
R
SOURCE
M3, M4:
ALD1101,
ALD1116,
1/2 ALD1103,
1/2 ALD1105,
1/2 ALD1106, or
1/2 ALD2108xx
I
SOURCE
V+ = +5V
R
SET
I
SET
1
2
3
M
1
56
8
M
2
7
M
1
, M
2
:N - Channel MOSFET
V+ = +5V
R
SOURCE
M1, M2:
ALD1101,
ALD1116,
ALD1109xx,
ALD2129xx,
1/2 ALD1103,
1/2 ALD1105,
1/2 ALD1106,
1/2 ALD1108xx, or
1/2 ALD2108xx
I
SOURCE
= I
SET
= V+ - Vt
R
SET
where Vt = V
GS
- V
GS(th)
= V
DS
V+ = +5V
2
35
6
7
8
M
4
I
SOURCE
M
3
R
SET
I
SET
M
3
, M
4
: P - Channel MOSFET
R
SOURCE
M3, M4:
ALD1102,
ALD1117,
1/2 ALD1103,
1/2 ALD1105,
1/2 ALD1107, or
1/2 ALD3107xx
I
SET
V+ = +5V
M
1
M
3
M
2
M
4
I
SOURCE
R
SET
M
1
, M
2
, M
3
, M
4
: P - Channel MOSFET
where M1 and M2 is a matched pair
and M3 and M4 is a second matched pair.
I
SOURCE
= I
SET
= V+ - 2Vt
R
SET
where Vt = V
GS
- V
GS(th)
= V
DS
R
SOURCE
M1, M2:
ALD1102,
ALD1117,
1/2 ALD1103,
1/2 ALD1105,
1/2 ALD1107, or
1/2 ALD3107xx
M3, M4:
ALD1102,
ALD1117,
1/2 ALD1103,
1/2 ALD1105,
1/2 ALD1107, o
r
1/2 ALD3107xx
ALD212900A/ALD212900 Advanced Linear Devices 11 of 12
8 Pin Plastic SOIC Package
Millimeters Inches
Min Max Min MaxDim
A
A1
b
C
D-8
E
e
H
L
S
1.75
0.25
0.45
0.25
5.00
4.05
6.30
0.937
8°
0.50
0.053
0.004
0.014
0.007
0.185
0.140
0.224
0.024
0°
0.010
0.069
0.010
0.018
0.010
0.196
0.160
0.248
0.037
8°
0.020
1.27 BSC 0.050 BSC
1.35
0.10
0.35
0.18
4.69
3.50
5.70
0.60
0°
0.25
ø
SOIC-8 PACKAGE DRAWING
L
C
H
S (45°)
ø
e
A
A1
b
D
S (45°)
E
ALD212900A/ALD212900 Advanced Linear Devices 12 of 12
8 Pin Plastic DIP Package
Millimeters Inches
Min Max Min MaxDim
A
A
1
A
2
b
b
1
c
D-8
E
E
1
e
e
1
L
S-8
ø
3.81
0.38
1.27
0.89
0.38
0.20
9.40
5.59
7.62
2.29
7.37
2.79
1.02
0°
5.08
1.27
2.03
1.65
0.51
0.30
11.68
7.11
8.26
2.79
7.87
3.81
2.03
15°
0.105
0.015
0.050
0.035
0.015
0.008
0.370
0.220
0.300
0.090
0.290
0.110
0.040
0°
0.200
0.050
0.080
0.065
0.020
0.012
0.460
0.280
0.325
0.110
0.310
0.150
0.080
15°
PDIP-8 PACKAGE DRAWING
b1
S
b
EE1
D
e
A2
A1
A
L
c
e1ø
Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Advanced Linear Devices:
ALD212900APAL ALD212900ASAL ALD212900PAL ALD212900SAL ALD212902PAL ALD212908SAL
ALD212902SAL ALD212908ASAL ALD212904SAL ALD212908PAL ALD212914PAL ALD212904PAL
ALD212908APAL ALD212914SAL
