LM5080
Modular Current Sharing Controller
General Description
The LM5080 is a simple and cost effective load share con-
troller that provides all functions required to balance the
currents delivered from multiple power converters operated
in parallel. The LM5080 implements an average program
(AP) method of active load share control which adjusts the
output voltage of individual power stages either up or down
to deliver nearly equal currents to a common load. The
average program method improves stability and reduces the
output voltage tolerance when compared to other common
load sharing methods. The LM5080 supports two common
applications for load share controllers: external control in
which the load share circuit balances currents between
separate power modules (bricks), and internal control where
the load share circuit is integrated into the voltage regulation
loop of each power converter module or circuit.
Features
nAverage program current share method
nSingle-wire star link current share bus
nNo precision external resistors necessary
n3V to 15V bias voltage range
nAdaptable for high or low side current sensing
nFlexible architecture allows 4 modes of operation:
Negative remote sense adjustment
Positive remote sense adjustment
Trim or reference adjustment
Feedback divider adjustment
Packages
nMSOP-8
nRoHS compliant Pb free available
LM5080 Typical Application
20157801
Remote Sense Adjust Mode
January 2006
LM5080 Modular Current Sharing Controller
© 2006 National Semiconductor Corporation DS201578 www.national.com
Connection Diagram
20157802
8-Lead MSOP
See NS Package Number MUA08A
Ordering Information
Order Number Description NSC Package Drawing Supplied As
LM5080MM MSOP-8 MUA08A 1000 Units on Tape and Reel
LM5080MMX MSOP-8 MUA08A 3500 Units on Tape and Reel
Pin Descriptions
Pin Name Description
1 SHR Current Share Bus. The SHR pins of each LM5080 device are connected together.
2 CSM Current Sense Amplifier Minus Input.
3 TRO Transconductance Output. One of two outputs of the current sense transconductance amplifier.
4 GND Ground. Connect to negative terminal of the LM5080 bias supply.
5 RSO Remote Sense Output. Capable of driving the low impedance remote sense pin of a power
converter.
6 VCC Bias Supply. VCC can be connected to the output of the power converter that the LM5080
controls if greater than 3V, or it can be connected to another bias source for lower voltage
systems.
7 CSO Current Sense Output. One of two outputs of the current sense transconductance amplifier.
8 CSP Current Sense Amplifier Positive Input.
LM5080
www.national.com 2
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
V
CC
to GND -0.3V to 15V
RSO to GND (Note 2) -0.3V to 5V
All other pins to GND -0.3V to 5V
ESD Rating (Note 3)
Human Body Model 2kV
Storage Temperature -55˚C to +150˚C
Junction Temperature 150˚C
Operating Ratings (Note 1)
VCC to GND 3V to 14 V
Operating Junction Temperature -40˚C to +125˚C
Electrical Characteristics Limits in standard type are for T
J
= 25˚C only; limits in boldface type apply over
the junction temperature range of 40˚C to +125˚C and are provided for reference only. Unless otherwise specified, the fol-
lowing conditions apply: CSM = 0, VCC = 5V, RSO unloaded.
Symbol Parameter Conditions Min Typ Max Units
ICC VCC Quiescent Current RSO shorted to CSO
CSP=50mV
CTRO = 10nF
3.7 5.5 mA
CSP Input open circuit voltage ratio Specified as a percentage of VCC 19 20 21 %
CSP mode threshold ratio- Rising Specified as a percentage of VCC 8.5 10.5 12.5 %
CSP mode threshold ratio - Falling Specified as a percentage of VCC 7.0 9.5 11 %
Current Share Amplifier
VIO Input Offset Voltage (RSO-CSP) RSO shorted to CSO
CSP=50mV
CTRO = 10nF
-2.5
-3.5
0 2.5
3.5
mV
RSO shorted to CSO
CSP = 600 mV
CTRO = 10nF, VCC = 3V
-1
-2
01
2
mV
CSM
MAX
Input Common Mode Voltage
Range
CSP-CSM=50mV
RSO shorted to CSO
CSO-CSP <1mV
CTRO=10nF
VCC-2V V
CSM
MIN
0V
GM
TRO
Current Share Amplifier
Transconductance
GM
TRO
=ITRO / VSHR
CTRO=10nF
8.7 mA/V
I
TRO_SRC
TRO sourcing current limit TRO = 500 mV
CSO open, CSP = 1.1V
911 14 µA
I
TRO_SINK
TRO sinking current limit TRO = 500 mV
CSO open, CSP=0.9V
8.2 11 13.5 µA
I
TRO_OS
TRO offset current TRO = 750 mV
CSP, CSO Open Circuit
–1 01µA
V
TRO_MIN
TRO Output Range CSP, CSO, SHA open circuit
ITRO_OS <500 nA
450 mV
V
TRO_MAX
2.75 V
RSO Buffer
VIO
RSO
RSO Buffer Input offset Voltage Offset = TRO-RSO, TR0 = 750 mV
CSO, CSP open circuit
-4 04mV
I
LIMSRC
RSO source current limit 18 26 35 mA
I
LIMSNK
RSO sink current limit 18 26 35 mA
VOL
RSO
RSO output low voltage CSP = 0V, Sinking 10 mA 12 28 mV
Thermal Resistance
θ
JA
Junction to Ambient MSOP-8 Package 190 ˚C/W
LM5080
www.national.com3
Electrical Characteristics Limits in standard type are for T
J
= 25˚C only; limits in boldface type apply over
the junction temperature range of 40˚C to +125˚C and are provided for reference only. Unless otherwise specified, the
following conditions apply: CSM = 0, VCC = 5V, RSO unloaded. (Continued)
Note 1: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended
to be functional, but does not guarantee specific perfromance limits. For guaranteed specifications and test conditions see the Electrical Characteristics.
Note 2: Maximum recommended operating voltage not to exceed VCC - 2V or 5V, whichever is lower.
Note 3: The human body model is a 100 pF capacitor discharged through a 1.5 kresistor into each pin.
Typical Performance Characteristics
I
CC
vs V
CC
Current Share Amplifier Transconductance vs VCC
20157817 20157818
RSO Sink Current Limit vs VCC RSO Source Current Limit vs VCC
20157819 20157820
LM5080
www.national.com 4
Typical Performance Characteristics (Continued)
RSO Buffer Input Offset Voltage vs VCC RSO VOL vs VCC
20157821 20157822
TRO Current Limit vs VCC TRO Offset Current vs TRO Voltage
20157823 20157824
CSP Input Open Circuit Voltage vs VCC CSP Mode Thresholds vs VCC
20157826 20157827
LM5080
www.national.com5
Block Diagram
20157803
LM5080
www.national.com 6
Operating Description
Identical regulators connected in parallel will theoretically
share the total load current equally. However, slight mis-
matches in the reference voltage or feedback dividers of
each regulator can cause significant imbalances in the load
current sharing. The LM5080 senses the load current of
each regulator with an external sense resistor and makes
adjustments to the regulator’s output voltage to achieve
nearly equal current sharing. There are four possible imple-
mentations for the LM5080:
Reference Adjust Mode achieves current sharing by adjust-
ing the regulator reference voltage by applying an error
current from the TRO transconductance amplifier to the trim
or adjust pin of the regulator.
Remote Sense Positive Mode achieves current sharing by
adjusting the positive remote sense pin of the power con-
verter with current supplied by the RSO buffer amplifier
output.
Remote Sense Negative Mode achieves current sharing by
adjusting the negative remote sense pin of the power con-
verter with current supplied by the RSO buffer amplifier
output.
Feedback Adjust Mode achieves current sharing by adjust-
ing the regulator feedback voltage by applying an error
current from the TRO transconductance amplifier to the
feedback resistor divider.
In each mode, the LM5080 combines the regulator’s load
current information with the total load information on the
share (SHR) bus to create an error current on the TRO
output which is proportional to the load current mismatch. In
the reference adjust or feedback adjust modes of operation,
the output of the current share amplifier (CSA) is fed directly
into the regulator reference or feedback divider. The RSO
buffer can optionally be used to boost the transconductance
of the CSA if needed. In the remote sense adjust modes, the
RSO and CSO pins are tied together which reconfigures the
CSA as a voltage error amplifier where the RSO buffer drives
the remote sense pins of the regulator directly.
Current Share Amplifier
The current share amplifier is a low input offset transconduc-
tance amplifier with inputs CSP and CSM and dual outputs,
TRO and CSO. The two outputs are identical except TRO is
current limited to approximately ±10 µA in order to limit the
maximum correction of the regulator reference in the trim
adjust and feedback adjust modes. The outputs can operate
down to 450 mV without saturating which allows the TRO
output to adjust reference voltages as low as 500 mV. A
capacitor from TRO to ground (CTRO) is used for frequency
compensation of the current share loop.
In the two remote sense adjust modes, the current share
amplifier is configured as a unity gain differential voltage
amplifier by tying RSO to CSO. A capacitor from TRO to
ground (CTRO) is used for frequency compensation of the
amplifier and the current share loop.
RSO Buffer
The RSO buffer is a low-offset unity-gain operational ampli-
fier that has different uses, depending on the mode of op-
eration. In the remote sense adjust modes, the RSO pin is
externally tied to the CSO pin to create a differential voltage
amplifier that can drive the 10input impedance of the
remote sense pin of typical power converter modules. The
RSO buffer can source or sink 10mA at an output voltage as
low as 20mV above ground. With RSO load resistors of 10,
the buffer can drive up to 10nF without causing amplifier
instability. For RSO loads >1k, max load capacitance on
this node is 500pF for stable operation. In the trim adjust and
feedback adjust modes, the RSO buffer can be configured
with external resistors to boost the CSA transconductance
which increases the current share loop gain.
CSP Mode Comparator
The LM5080 monitors CSP & CSM with the CSP mode
comparator and applies a 500 mV input offset on the RSO
buffer amplifier if CSP-CSM is less than 10% of VCC (which
indicates a remote sense application mode). This offset al-
lows the RSO output to swing within 10 mV of ground without
saturating the TRO output which drives the RSO buffer. In
the trim adjust and feedback adjust modes, the CSP pin is
left open. In this configuration CSP is internally biased such
that CSP - CSM = 0.2 x VCC resulting in the removal of the
500mV RSO buffer offset.
Reference Adjustment Operation
Mode
The reference adjust or trim adjust mode configuration is
shown in Figure 1. Typically only the current share amplifier
is used, however the RSO buffer can be optionally config-
ured for boosting the transconductance to increase the cur-
rent share loop gain (Figure 2). CSP is left open and CSM is
connected to a low side current sense resistor. The TRO
output is connected to the TRIM pin of the power converter
to inject a correction that adjusts the voltage regulator.
To understand the control loop, assume for a moment the
SHR pin is disconnected from the share bus. Since both
inputs to the current share amplifier are equal, the TRO
output current (IT) is zero and independent of the sense
resistor voltage (VRS). Hence the voltage regulation loop of
each converter is unaffected by the LM5080 when the SHR
bus is open. When the SHR pins are connected in a 2 supply
system, the transfer function between the sense resistor
voltages (VRS1 & VRS2) and the current injected into each
power converter TRIM pin (IT1 & IT2) are as follows:
IT1 = 0.9 x gm x (VRS1 - VRS2)
IT2 = 0.9 x gm x (VRS2 - VRS1)
where gm = current share amplifier transconductance
(8.7mA/V).
As long as the current sharing is equal (VRS1=VRS2), the
correction to the references (IT1 & IT2) will remain un-
changed. However, any difference between VRS1 and VRS2
will drive the TRIM pin currents in opposite polarities. As a
result the power converter output voltages will be adjusted to
force VRS1=VRS2. For 3 or more channels, the same aver-
aging concept is true; the injected currents (IT) will drive the
references such that the sense voltages are nearly identical.
A capacitor from TRO to ground (CTRO) sets the dominant
pole of the current share loop. The pole location is deter-
mined by gm, CTRO and the impedance of the regulator trim
pin. The current share loop frequency response does not
need to be fast and in fact should be less than or equal to
1/10th the regulator bandwidth. Since similar regulators will
have similar transient responses to a load step, the LM5080
only needs to correct the differences in each regulator’s
LM5080
www.national.com7
Reference Adjustment Operation
Mode (Continued)
voltage reference and feedback divider which do not require
a fast response. In some systems a small resistor (RTRO) in
series with CTRO can improve stability by introducing a zero
at high frequencies to increase the phase margin of the
current share loop.
It is essential that the VCC pins of all LM5080’s be tied to the
same point in this mode. Any mismatch in the VCC voltages
between LM5080’s will significantly contribute to current
share errors. The current sense resistors should be located
as close to the load as possible to minimize trace resistance
in series with the sense resistors which can also contribute
to sharing errors. In this mode, the best accuracy will be
achieved with lower VCC values since any mismatch in the
gain resistors internal to the LM5080 will affect the current
share accuracy.
The effective output current from the TRO pin can be multi-
plied to increase the current share loop gain if necessary. R1
should be at least 10k.
20157804
FIGURE 1. Reference Adjust Mode Implementation
20157805
FIGURE 2. LM5080 Showing the RSO Buffer Configured to Boost Transconductance
LM5080
www.national.com 8
Remote Sense Adjust Modes
The two remote sense adjust modes (positive and negative)
achieve current sharing by controlling either remote sense
input of the power converter. These configurations for the
LM5080 are shown in Figures 3 and 4. To understand the
sharing mechanism, assume for a moment the SHR pin is
disconnected from the share bus. Connecting RSO and
CSO configures the current sharing amplifier as a differential
amplifier with a gain of one. The CSP and RSO voltage will
be identical and independent of the voltage across the sense
resistor. Hence the voltage regulation loop of each power
converter is unaffected by the LM5080 when the SHR bus is
open.
When the SHR pins are connected, the small signal transfer
functions between the sense resistor voltages (VRS) and the
power supplies negative remote sense voltages (VSNS) are:
VSNS1 = A/4 x (VRS1 VRS2)
VSNS2 = A/4 x (VRS2 VRS1)
where
gm = current share amplifier transconductance (8.7mA/V)
Ro = output impedance of TRO pin (typically 6 M).
Provided the current sharing is equal (VRS1=VRS2), the
VSNS voltages will remain unchanged. However, any differ-
ence between VRS1 and VRS2 will drive the VSNS1 and
VSNS2 voltages in opposite polarities. As a result the power
converter output voltages will be adjusted to force
VRS1=VRS2.
A capacitor from TRO to ground will compensate the differ-
ential amplifier as well as set the dominant pole of the
current share loop. CTRO should be at least 2 nF to insure
stability of the differential amplifier. In some systems a small
resistor (RTRO) in series with CTRO will improve stability of
the current share loop by introducing a zero at high frequen-
cies.
In the remote sense modes, it is essential the CSP pins of all
LM5080’s be tied to the exact same location on the PC
board. Any mismatch in the CSP voltages between
LM5080’s will contribute to current share errors. As in the
reference adjust mode, the current sense resistors should be
located as close to the load as possible to minimize trace
resistance in series with the sense resistors. In the remote
sense positive mode, VCC must be biased at least 2V higher
than the output regulation voltage to maintain CSP and CSM
in the proper common mode range.
20157807
FIGURE 3. Remote Sense Negative Mode Implementation
LM5080
www.national.com9
Remote Sense Adjust Modes (Continued)
Feedback Adjustment Mode
The feedback adjust mode configuration is shown in Figure
5. It is very similar to the reference adjust mode except the
current sensing is done on the high side of the load and the
correction is applied to the feedback resistor divider in the
voltage regulation loop.
Similar to the reference adjust mode, the transfer functions
between the sense resistor voltages (VRS) and the currents
injected into the power converter TRIM pin (IT) are:
IT1 = 0.9 x gm x (VRS1 - VRS2)
IT2 = 0.9 x gm x (VRS2 - VRS1)
where gm = current share amplifier transconductance
(8.7mA/V).
As previously described, provided the current sharing is
equal (VRS1=VRS2), the correction current to the reference
(IT) will be zero. However, any difference between VRS1
and VRS2 will drive the TRIM pin currents in opposite po-
larities. As a result the power converter output voltages will
be adjusted to force VRS1=VRS2.
In this mode, VCC must be biased at least 2V higher than the
output regulation voltage to maintain CSP and CSM in the
proper common mode range. It is essential the VCC pins of
all LM5080’s be tied to the same point in this mode. Any
mismatch in the VCC voltages between LM5080’s will con-
tribute to current share errors. For the same reasons as
discussed in the above two operating modes, the current
sense resistors should be located as close to the load as
possible. In this mode, the best accuracy will be achieved
with lower VCC values since any mismatch in the gain
resistors internal to the LM5080 will affect the current share
accuracy.
20157808
FIGURE 4. Remote Sense Positive Mode Implementation
20157809
FIGURE 5. Feedback Adjust Mode Implementation
LM5080
www.national.com 10
Voltage Margining
Shifting the output regulation voltage up or down by a small
amount is referred to as voltage margining. In the remote
sense adjust modes and the feedback adjust modes, this
can be done by connecting all of the power converter TRIM
pins together and injecting a positive or negative current.
However, in the reference adjust mode, the TRIM pin is used
for current sharing. An alternative margining method is to
inject a current into the SHR share bus. This will simulta-
neously shift the regulation voltages of all power converter’s
while maintaining equal current sharing. The injected current
is split equally between the LM5080’s SHR inputs and added
to the TRIM pin currents creating an equal offset voltage for
all of the power converter references. The trim pin current
injected into each power converter’s reference (IT) is depen-
dent on the magnitude of the total injected current into the
SHR bus (ISHR), the number of LM5080’s on the SHR bus
(N) and any transconductance boost supplied (R1 & R2):
An alternate method to shift the regulation voltage is to tie all
the CSP pins together and inject a current into that node.
The trim pin current injected into each power converter’s
reference (IT) attributed to the current injected into the CSP
node (ICSP) is derived to be:
Figure 6 shows a margining up and down application imple-
mented using pull up resistors to VCC. Since the SHR and
CSP voltages are approximately 0.1 x VCC and 0.2 x VCC
respectively, the injected current can be independently con-
trolled with RM1 and RM2.
20157812
FIGURE 6. One Method of Implementing Voltage Margining
LM5080
www.national.com11
General Design Procedure
1. Select an appropriate sense resistor value. More sense
voltage will result in better load sharing but more effi-
ciency loss. Sense voltages of 50mV or more are rec-
ommended. In addition, the sense voltage at full load
should be less than 5% of VCC in applications that
control the remote sense terminals of the power supply.
2. For the reference adjust and feedback adjust modes,
determine if transconductance (gm) boosting is required.
Boosting the transconductance also boosts the TRO pin
current limit. The TRO pin current limit (approximately
10µA typical) multiplied by the reference impedance de-
termines the maximum correction the LM5080 can make
to the reference. The LM5080 must have enough TRO
current to adjust the converter output voltage by at least
the accuracy of the reference. For example, if the refer-
ence accuracy is ±2%, the LM5080 must have the ability
to adjust the reference by at least 2% (in the event one
converter is 2% high and the other 2% low).
3. Compensate the current share loop by selecting an
appropriate capacitance for CTRO. The compensation
of the current share loop is dependent on the frequency
response of the output voltage to the controlling node of
the converter (TRIM pin, feedback divider or remote
sense pins). Given the wide variety of converter designs
and the many operating modes of the LM5080, selection
of CTRO is best accomplished using a simple iterative
procedure. Start with a large capacitance in TRO (100µF
or more). While monitoring the load current in each
converter with a current probe, determine the minimum
CTRO required for stability by decreasing CTRO until
the current sharing becomes unstable under step loads.
The step loads should be more than 50% of the load
range and applied at a frequency well below the cross
over frequency of the converter. The TRO capacitance
can be further reduced by introducing some resistance
(RTRO) in series with CTRO to cancel the 2nd order
poles within the converter.
4. If RTRO >100 in either remote sense mode, a
second CTRO capacitor (~2nF) should be added be-
tween TRO and CSP to keep the error amplifier stable.
LM5080
www.national.com 12
Physical Dimensions inches (millimeters) unless otherwise noted
8 Lead MSOP Package
NS Package Number MUA08A
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves
the right at any time without notice to change said circuitry and specifications.
For the most current product information visit us at www.national.com.
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS
WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR
CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the body, or
(b) support or sustain life, and whose failure to perform when
properly used in accordance with instructions for use
provided in the labeling, can be reasonably expected to result
in a significant injury to the user.
2. A critical component is any component of a life support
device or system whose failure to perform can be reasonably
expected to cause the failure of the life support device or
system, or to affect its safety or effectiveness.
BANNED SUBSTANCE COMPLIANCE
National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products
Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain
no ‘‘Banned Substances’’ as defined in CSP-9-111S2.
Leadfree products are RoHS compliant.
National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959
National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790
National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com
National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560
www.national.com
LM5080 Modular Current Sharing Controller