SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 D Controlled Baseline D D D D D D D D D D D D D DW PACKAGE (TOP VIEW) - One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of -40C to 125C Enhanced Diminishing Manufacturing Sources (DMS) Support Enhanced Product Change Notification Qualification Pedigree 10-Bit Resolution A/D Converter 11 Analog Input Channels Three Built-In Self-Test Modes Inherent Sample-and-Hold Function Total Unadjusted Error . . . 1 LSB Max On-Chip System Clock End-of-Conversion (EOC) Output Terminal Compatible With TLC542 CMOS Technology A0 A1 A2 A3 A4 A5 A6 A7 A8 GND 1 20 2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12 10 11 VCC EOC I/O CLOCK ADDRESS DATA OUT CS REF + REF - A10 A9 description The TLC1542-EP and TLC1543-EP are CMOS 10-bit switched-capacitor successive-approximation analog-to-digital converters. These devices have three inputs, a 3-state output chip select (CS), input/output clock (I/O CLOCK), address input (ADDRESS), and data output (DATA OUT)] that provide a direct 4-wire interface to the serial port of a host processor. The TLC1542-EP and TLC1543-EP allow high-speed data transfers from the host. In addition to a high-speed A /D converter and versatile control capability, the TLC1542-EP and TLC1543-EP have an on-chip 14-channel multiplexer that can select any one of 11 analog inputs or any one of three internal self-test voltages. The sample-and-hold function is automatic. At the end of the A /D conversion, the end-of-conversion (EOC) output goes high to indicate that conversion is complete. The converter incorporated in the TLC1542-EP and TLC1543-EP features differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise. A switched-capacitor design allows low-error conversion over the full operating free-air temperature range. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits. Copyright 2006, Texas Instruments Incorporated !"#$%& !%&'% %()#'&% % *)"!& % #)$ &'% %$ *'$ ( $+$,*#$%&- $ &'&" ( $'! $+!$ %!'&$ % &$ *'.$/0 *$!(1%. & $,$!&)!', !')'!&$)&!- POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 1 SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 AVAILABLE OPTIONS PACKAGE TA SMALL OUTLINE (DW) TLC1542QDWREP{ -40C to 125C TLC1543QDWREP This part number is in the product preview stage of development. functional block diagram REF+ 14 REF - 13 1 A0 2 A1 3 4 A2 A3 5 6 7 A4 A5 A6 8 9 A7 A8 4 12 A10 10 14-Channel Analog Multiplexer 11 A9 10-Bit Analog-to-Digital Converter (Switched Capacitors) Sample and Hold Output Data Register Input Address Register 10 10-to-1 Data Selector and Driver 16 DATA OUT 4 3 System Clock, Control Logic, and I/O Counters Self-Test Reference ADDRESS I/O CLOCK CS 17 19 EOC 18 15 typical equivalent inputs INPUT CIRCUIT IMPEDANCE DURING SAMPLING MODE 1 k TYP INPUT CIRCUIT IMPEDANCE DURING HOLD MODE A0 -A10 A0 -A10 Ci = 60 pF TYP (equivalent input capacitance) 2 POST OFFICE BOX 655303 5 M TYP * DALLAS, TEXAS 75265 SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 Terminal Functions TERMINAL I/O DESCRIPTION 17 I Serial address input. A 4-bit serial address selects the desired analog input or test voltage that is to be converted next. The address data is presented with the MSB first and shifts in on the first four rising edges of I/O CLOCK. After the four address bits have been read into the address register, this input is ignored for the remainder of the current conversion period. 1 -9, 11, 12 I Analog signal inputs. The 11 analog inputs are applied to these terminals and are internally multiplexed. The driving source impedance should be less than or equal to 1 k. CS 15 I Chip select. A high-to-low transition on this input resets the internal counters and controls and enables DATA OUT, ADDRESS, and I/O CLOCK within a maximum of a setup time plus two falling edges of the internal system clock. A low-to-high transition disables ADDRESS and I/O CLOCK within a setup time plus two falling edges of the internal system clock. DATA OUT 16 O The 3-state serial output for the A/D conversion result. This output is in the high-impedance state when CS is high and active when CS is low. With a valid chip select, DATA OUT is removed from the high-impedance state and is driven to the logic level corresponding to the MSB value of the previous conversion result. The next falling edge of I/O CLOCK drives this output to the logic level corresponding to the next most significant bit, and the remaining bits shift out in order with the LSB appearing on the ninth falling edge of I/O CLOCK. On the tenth falling edge of I/O CLOCK, DATA OUT is driven to a low logic level so that serial interface data transfers of more than ten clocks produce zeroes as the unused LSBs. EOC 19 O End of conversion. This output goes from a high to a low logic level on the trailing edge of the tenth I/O CLOCK and remains low until the conversion is complete and data is ready for transfer. GND 10 I The ground return terminal for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to this terminal. I/O CLOCK 18 I Input/output clock. This terminal receives the serial I/O CLOCK input and performs the following four functions: 1) It clocks the four input address bits into the address register on the first four rising edges of the I/O CLOCK with the multiplex address available after the fourth rising edge. 2) On the fourth falling edge of I/O CLOCK, the analog input voltage on the selected multiplex input begins charging the capacitor array and continues to do so until the tenth falling edge of I/O CLOCK. 3) It shifts the nine remaining bits of the previous conversion data out on DATA OUT. 4) It transfers control of the conversion to the internal state controller on the falling edge of the tenth clock. REF + 14 I The upper reference voltage value (nominally VCC) is applied to this terminal. The maximum input voltage range is determined by the difference between the voltage applied to this terminal and the voltage applied to the REF - terminal. REF - 13 I The lower reference voltage value (nominally ground) is applied to this terminal. VCC 20 I Positive supply voltage NAME ADDRESS A0 -A10 NO. detailed description With chip select (CS) inactive (high), the ADDRESS and I/O CLOCK inputs are initially disabled and DATA OUT is in the high-impedance state. When the serial interface takes CS active (low), the conversion sequence begins with the enabling of I/O CLOCK and ADDRESS and the removal of DATA OUT from the high-impedance state. The serial interface then provides the 4-bit channel address to ADDRESS and the I/O CLOCK sequence to I/O CLOCK. During this transfer, the serial interface also receives the previous conversion result from DATA OUT. I/O CLOCK receives an input sequence that is between 10 and 16 clocks long from the host serial interface. The first four I/O clocks load the address register with the 4-bit address on ADDRESS, selecting the desired analog channel, and the next six clocks providing the control timing for sampling the analog input. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 3 SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 detailed description (continued) There are six basic serial-interface timing modes that can be used with the device. These modes are determined by the speed of I/O CLOCK and the operation of CS as shown in Table 1. These modes are: D D D D D D A fast mode with a 10-clock transfer and CS inactive (high) between conversion cycles, A fast mode with a 10-clock transfer and CS active (low) continuously, A fast mode with an 11- to 16-clock transfer and CS inactive (high) between conversion cycles, A fast mode with a 16-clock transfer and CS active (low) continuously, A slow mode with an 11- to 16-clock transfer and CS inactive (high) between conversion cycles, and A slow mode with a 16-clock transfer and CS active (low) continuously. The MSB of the previous conversion appears at DATA OUT on the falling edge of CS in mode 1, mode 3, and mode 5, on the rising edge of EOC in mode 2 and mode 4, and following the sixteenth clock falling edge in mode 6. The remaining nine bits are shifted out on the next nine falling edges of I/O CLOCK. Ten bits of data are transmitted to the host-serial interface through DATA OUT. The number of serial clock pulses used also depends on the mode of operation, but a minimum of 10 clock pulses is required for the conversion to begin. On the tenth clock falling edge, the EOC output goes low and returns to the high logic level when the conversion is complete and the result can be read by the host. Also, on the tenth clock falling edge, the internal logic takes DATA OUT low, to ensure that the remaining bit values are zero when the I/O CLOCK transfer is more than 10 clocks long. Table 1 lists the operational modes with respect to the state of CS, the number of I/O serial transfer clocks that can be used, and the timing edge on which the MSB of the previous conversion appears at the output. Table 1. Mode Operation MODES Fast Modes Slow Modes NO. OF I/O CLOCKS CS MSB AT DATA OUT TIMING DIAGRAM Mode 1 High between conversion cycles 10 CS falling edge Figure 9 Mode 2 Low continuously 10 EOC rising edge Figure 10 Mode 3 High between conversion cycles CS falling edge Figure 11 Mode 4 Low continuously 11 to 16 16 EOC rising edge Figure 12 Mode 5 High between conversion cycles 11 to 16 16 CS falling edge Figure 13 16th clock falling edge Figure 14 Mode 6 Low continuously These edges also initiate serial-interface communication. No more than 16 clocks should be used. fast modes The device is in a fast mode when the serial I/O CLOCK data transfer is completed before the conversion is completed. With a 10-clock serial transfer, the device can only run in a fast mode since a conversion does not begin until the falling edge of the tenth I/O CLOCK. mode 1: fast mode, CS inactive (high) between conversion cycles, 10-clock transfer In this mode, CS is inactive (high) between serial I/O CLOCK transfers and each transfer is 10 clocks long. The falling edge of CS begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of CS ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of CS disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock. 4 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 mode 2: fast mode, CS active (low) continuously, 10-clock transfer In this mode, CS is active (low) between serial I/O CLOCK transfers and each transfer is 10 clocks long. After the initial conversion cycle, CS is held active (low) for subsequent conversions; the rising edge of EOC then begins each sequence by removing DATA OUT from the low logic level, allowing the MSB of the previous conversion to appear immediately on this output. mode 3: fast mode, CS inactive (high) between conversion cycles, 11- to 16-clock transfer In this mode, CS is inactive (high) between serial I/O CLOCK transfers, and each transfer can be 11 to 16 clocks long. The falling edge of CS begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of CS ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of CS disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock. mode 4: fast mode, CS active (low) continuously, 16-clock transfer In this mode, CS is active (low) between serial I/O CLOCK transfers and each transfer must be exactly 16 clocks long. After the initial conversion cycle, CS is held active (low) for subsequent conversions; the rising edge of EOC then begins each sequence by removing DATA OUT from the low logic level, allowing the MSB of the previous conversion to appear immediately on this output. slow modes In a slow mode, the conversion is completed before the serial I/O CLOCK data transfer is completed. A slow mode requires a minimum 11-clock transfer into I/O CLOCK and the rising edge of the eleventh clock must occur before the conversion period is complete; otherwise, the device loses synchronization with the host-serial interface and CS has to be toggled to initialize the system. The eleventh rising edge of the I/O CLOCK must occur within 9.5 s after the tenth I/O clock falling edge. mode 5: slow mode, CS inactive (high) between conversion cycles, 11- to 16-clock transfer In this mode, CS is inactive (high) between serial I/O CLOCK transfers and each transfer can be 11 to 16 clocks long. The falling edge of CS begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of CS ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of CS disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock. mode 6: slow mode, CS active (low) continuously, 16-clock transfer In this mode, CS is active (low) between serial I/O CLOCK transfers and each transfer must be exactly 16 clocks long. After the initial conversion cycle, CS is held active (low) for subsequent conversions. The falling edge of the sixteenth I/O CLOCK then begins each sequence by removing DATA OUT from the low state, allowing the MSB of the previous conversion to appear immediately at DATA OUT. The device is then ready for the next 16-clock transfer initiated by the serial interface. address bits The 4-bit analog channel-select address for the next conversion cycle is presented to the ADDRESS terminal (MSB first) and is clocked into the address register on the first four leading edges of I/O CLOCK. This address selects one of 14 inputs (11 analog inputs or three internal test inputs). analog inputs and test modes The 11 analog inputs and the three internal test inputs are selected by the 14-channel multiplexer according to the input address as shown in Tables 2 and 3. The input multiplexer is a break-before-make type to reduce input-to-input noise injection resulting from channel switching. Sampling of the analog input starts on the falling edge of the fourth I/O CLOCK, and sampling continues for six I/O CLOCK periods. The sample is held on the falling edge of the tenth I/O CLOCK. The three test inputs are applied to the multiplexer, sampled, and converted in the same manner as the external analog inputs. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 5 SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 analog inputs and test modes (continued) Table 2. Analog-Channel-Select Address ANALOG INPUT SELECTED VALUE SHIFTED INTO ADDRESS INPUT BINARY HEX A0 0000 0 A1 0001 1 A2 0010 2 A3 0011 3 A4 0100 4 A5 0101 5 A6 0110 6 A7 0111 7 A8 1000 8 A9 1001 9 A10 1010 A Table 3. Test-Mode-Select Address INTERNAL SELF-TEST VOLTAGE SELECTED Vref+ - Vref- 2 Vref- Vref+ VALUE SHIFTED INTO ADDRESS INPUT OUTPUT RESULT (HEX) BINARY HEX 1011 B 200 1100 C 000 1101 D 3FF Vref+ is the voltage applied to the REF+ input, and Vref- is the voltage applied to the REF- input. The output results shown are the ideal values and vary with the reference stability and with internal offsets. converter and analog input The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (see Figure 1). In the first phase of the conversion process, the analog input is sampled by closing the SC switch and all ST switches simultaneously. This action charges all the capacitors to the input voltage. In the next phase of the conversion process, all ST and SC switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference (REF -) voltage. In the switching sequence, 10 capacitors are examined separately until all 10 bits are identified and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 512). Node 512 of this capacitor is switched to the REF+ voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF-. If the voltage at the summing node is greater than the trip point of the threshold detector (approximately one-half VCC ), a 0 bit is placed in the output register and the 512-weight capacitor is switched to REF-. If the voltage at the summing node is less than the trip point of the threshold detector, a 1 bit is placed in the register and the 512-weight capacitor remains connected to REF+ through the remainder of the successive-approximation process. The process is repeated for the 256-weight capacitor, the 128-weight capacitor, and so forth down the line until all bits are counted. 6 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 converter and analog input (continued) With each step of the successive-approximation process, the initial charge is redistributed among the capacitors. The conversion process relies on charge redistribution to count and weigh the bits from MSB to LSB. SC Threshold Detector 512 Node 512 REF - 256 128 REF+ REF+ REF - ST REF - ST 16 8 REF+ REF+ REF - ST 4 REF - ST REF+ REF - ST 2 1 REF+ REF+ REF - ST REF - ST To Output Latches 1 REF - ST ST VI Figure 1. Simplified Model of the Successive-Approximation System chip-select operation The trailing edge of CS starts all modes of operation and can abort a conversion sequence in any mode. A high-to-low transition on CS within the specified time during an ongoing cycle aborts the cycle and the device returns to the initial state (the contents of the output data register remain at the previous conversion result). Exercise care to prevent CS from being taken low close to the completion of the conversion, because the output data can be corrupted. reference voltage inputs There are two reference inputs used with the device: REF+ and REF-. These voltage values establish the upper and lower limits of the analog input to produce a full-scale and zero reading respectively. The values of REF+, REF-, and the analog input should not exceed the positive supply or be lower than GND consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than REF + and at zero when the input signal is equal to or lower than REF -. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 7 SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 6 V Input voltage range, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to VCC + 0.3 V Output voltage range, VO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to VCC + 0.3 V Positive reference voltage, Vref+ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VCC + 0.1 V Negative reference voltage, Vref- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.1 V Peak input current (any input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA Peak total input current (all inputs) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 mA Operating free-air temperature range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40C to 125C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65C to 150C Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260C Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to digital ground with REF - and GND wired together (unless otherwise noted). recommended operating conditions Supply voltage, VCC MIN NOM MAX 4.5 5 5.5 Positive reference voltage, Vref + (see Note 2) VCC 0 Negative reference voltage, Vref - (see Note 2) Differential reference voltage, Vref + - Vref - (see Note 2) 2.5 Analog input voltage (see Note 2) High-level control input voltage, VIH Low-level control input voltage, VIL 0 VCC = 4.5 V to 5.5 V VCC = 4.5 V to 5.5 V VCC V V V VCC + 0.2 VCC 2 V V V 0.8 Setup time, address bits at data input before I/O CLOCK, tsu(A) (see Figure 4) UNIT V 100 ns Hold time, address bits after I/O CLOCK, th(A) (see Figure 4) 0 ns Hold time, CS low after last I/O CLOCK, th(CS) (see Figure 5) 0 ns 1.425 s Setup time, CS low before clocking in first address bit, tsu(CS) (see Note 3 and Figure 5) Clock frequency at I/O CLOCK (see Note 4) 0 Pulse duration, I/O CLOCK high, twH(I/O) 190 Pulse duration, I/O CLOCK low, twL(I/O) 190 Transition time, I/O CLOCK, tt(I/O) (see Note 5 and Figure 6) TLC1542-EP, TLC1543-EP -40 MHz ns ns 1 Transition time, ADDRESS and CS, tt(CS) Operating free-air temperature, TA 2.1 s 10 s 125 C NOTES: 2. Analog input voltages greater than that applied to REF+ convert as all ones (1111111111), while input voltages less than that applied to REF- convert as all zeros (0000000000). The device is functional with reference voltages down to 1 V (Vref + - Vref - ); however, the electrical specifications are no longer applicable. 3. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed. 4. For 11- to 16-bit transfers, after the tenth I/O CLOCK falling edge ( 2 V) at least 1 I/O CLOCK rising edge ( 2 V) must occur within 9.5 s. 5. This is the time required for the clock input signal to fall from VIHmin to VILmax or to rise from VILmax to VIHmin. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 1 s for remote data-acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor. 8 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 electrical characteristics over recommended operating free-air temperature range, VCC = Vref+ = 4.5 V to 5.5 V, I/O CLOCK frequency = 2.1 MHz (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VOH High-level output voltage VCC = 4.5 V, VCC = 4.5 V to 5.5 V, IOH = -1.6 mA IOH = - 20 A Low-level output voltage VCC = 4.5 V, VCC = 4.5 V to 5.5 V, IOL = 1.6 mA IOL = 20 A 0.4 VOL Off-state (high-impedance state) output current VO = VCC, VO = 0, CS at VCC 10 IOZ CS at VCC -10 IIH IIL High-level input current VI = VCC VI = 0 0.005 2.5 A Low-level input current -0.005 -2.5 A ICC Operating supply current CS at 0 V 0.8 2.5 mA Selected channel leakage current TLC1542-EP/ TLC1543-EP Selected channel at VCC, Unselected channel at 0 V Selected channel at 0 V, Unselected channel at VCC -1 Vref + = VCC, Vref - = GND 10 Maximum static analog reference current into REF + Ci Input capacitance 2.4 V VCC -0.1 0.1 V A A 1 Analog inputs 7 Control inputs 5 A A A pF All typical values are at VCC = 5 V, TA = 25C. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 9 SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 operating characteristics over recommended operating free-air temperature range, VCC = Vref+ = 4.5 V to 5.5 V, I/O CLOCK frequency = 2.1 MHz (unless otherwise noted) PARAMETER EL Linearity error (see Note 6) EZS Zero-scale error (see Note 7) EFS TEST CONDITIONS Full-scale error (see Note 7) Total unadjusted error (see Note 8) MIN MAX UNIT TLC1542-EP 0.5 LSB TLC1543-EP 1 LSB TLC1542-EP See Note 2 1 LSB TLC1543-EP See Note 2 1 LSB TLC1542-EP See Note 2 1 LSB TLC1543-EP See Note 2 1 LSB TLC1542-EP 1 LSB TLC1543-EP 1 LSB See timing diagrams 21 s 21 +10 I/O CLOCK periods s ADDRESS = 1011 Self-test output code (see Table 3 and Note 9) tconv TYP Conversion time 512 ADDRESS = 1100 0 ADDRESS = 1101 1023 tc Total cycle time (access, sample, and conversion) See timing diagrams and Note 10 tacq Channel acquisition time (sample) See timing diagrams and Note 10 tv td(I/O-DATA) Valid time, DATA OUT remains valid after I/O CLOCK See Figure 6 Delay time, I/O CLOCK to DATA OUT valid See Figure 6 td(I/O-EOC) td(EOC-DATA) Delay time, tenth I/O CLOCK to EOC See Figure 7 Delay time, EOC to DATA OUT (MSB) See Figure 8 tPZH, tPZL tPHZ, tPLZ Enable time, CS to DATA OUT (MSB driven) See Figure 3 1.3 s Disable time, CS to DATA OUT (high impedance) See Figure 3 150 ns tr(EOC) tf(EOC) Rise time, EOC See Figure 8 300 ns Fall time, EOC See Figure 7 300 ns tr(DATA) tf(DATA) Rise time, data bus See Figure 6 300 ns Fall time, data bus See Figure 6 300 ns 9 s td(I/O-CS) Delay time, tenth I/O CLOCK to CS to abort conversion (see Note 11) I/O CLOCK periods 6 10 ns 70 240 ns 240 ns 100 ns All typical values are at TA = 25C. NOTES: 6. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics. 7. Zero-scale error is the difference between 0000000000 and the converted output for zero input voltage; full-scale error is the difference between 1111111111 and the converted output for full-scale input voltage. 8. Total unadjusted error comprises linearity, zero-scale, and full-scale errors. 9. Both the input address and the output codes are expressed in positive logic. 10. I/O CLOCK period = 1/(I/O CLOCK frequency) (see Figure 6) 11. Any transitions of CS are recognized as valid only if the level is maintained for a setup time plus two falling edges of the internal clock (1.425 s) after the transition. 10 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 PARAMETER MEASUREMENT INFORMATION VCC Test Point VCC Test Point RL = 2.18 k RL = 2.18 k DATA OUT EOC 12 k CL = 50 pF 12 k CL = 100 pF Figure 2. Load Circuits Address Valid 2V CS tPZH, tPZL DATA OUT 2V 0.8 V ADDRESS 0.8 V tPHZ, tPLZ 2.4 V 90% 0.4 V 10% th(A) tsu(A) I/O CLOCK 0.8 V Figure 3. DATA OUT Enable and Disable Voltage Waveforms Figure 4. ADDRESS Setup and Hold Time Voltage Waveforms 2V CS 0.8 V tsu(CS) th(CS) I/O CLOCK First Clock 0.8 V Last Clock 0.8 V Figure 5. I/O CLOCK Setup and Hold Time Voltage Waveforms tt(I/O) tt(I/O) I/O CLOCK 2V 2V 0.8 V 0.8 V 0.8 V I/O CLOCK Period td(I/O-DATA) tv DATA OUT 2.4 V 2.4 V 0.4 V 0.4 V tr(DATA), tf(DATA) Figure 6. I/O CLOCK and DATA OUT Voltage Waveforms POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 11 SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 PARAMETER MEASUREMENT INFORMATION I/O CLOCK 10th Clock 0.8 V td(I/O-EOC) 2.4 V 0.4 V EOC tf(EOC) Figure 7. I/O CLOCK and EOC Voltage Waveforms tr(EOC) 2.4 V EOC 0.4 V td(EOC-DATA) 2.4 V DATA OUT 0.4 V Valid MSB Figure 8. EOC and DATA OUT Voltage Waveforms timing diagrams CS (see Note A) I/O CLOCK 1 2 3 4 5 6 Access Cycle B DATA OUT 7 8 9 10 Sample Cycle B IIIII IIIII 1 Hi-Z State A9 A8 A7 A6 A5 A4 A3 A2 Previous Conversion Data IIIIIIIIIIII IIIIIIIIIIII MSB A1 A0 B9 LSB IIII IIII ADDRESS B3 MSB B2 B1 B0 LSB C3 EOC Shift in New Multiplexer Address; Simultaneously Shift Out Previous Conversion Value Initialize A/D Conversion Interval Initialize NOTE A: To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed. Figure 9. Timing for 10-Clock Transfer Using CS 12 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 PARAMETER MEASUREMENT INFORMATION timing diagrams (continued) Must be High on Power Up CS (see Note A) I/O CLOCK 1 2 3 4 5 6 Access Cycle B DATA OUT A9 A8 A7 8 9 A6 A5 A4 A3 A2 A1 IIIIIIIIIIII IIIIIIIIIIII B3 MSB B2 B1 10 1 Sample Cycle B Previous Conversion Data MSB ADDRESS 7 A0 LSB B0 LSB Low Level B9 IIIII IIIII C3 EOC Shift in New Multiplexer Address; Simultaneously Shift Out Previous Conversion Value Initialize A/D Conversion Interval Initialize NOTE A: To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed. Figure 10. Timing for 10-Clock Transfer Not Using CS POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 13 SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 PARAMETER MEASUREMENT INFORMATION timing diagrams (continued) III III III II II III IIII IIII IIII See Note B CS (see Note A) I/O CLOCK 1 2 3 4 5 6 Access Cycle B DATA OUT A9 A8 A7 7 8 9 A6 A5 A4 A3 A2 A1 IIIIIII III IIIIIIIIIIII IIIIIII III ADDRESS B3 MSB B2 B1 11 Sample Cycle B Previous Conversion Data MSB 10 B0 LSB A0 LSB Low Level 16 1 Hi-Z B9 C3 EOC Shift in New Multiplexer Address; Simultaneously Shift Out Previous Conversion Value Initialize A/D Conversion Interval Initialize NOTES: A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed. B. A low-to-high transition of CS disables ADDRESS and the I/O CLOCK within a maximum of a setup time plus two falling edges of the internal system clock. Figure 11. Timing for 11- to 16-Clock Transfer Using CS (Serial Transfer Interval Shorter Than Conversion) 14 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 PARAMETER MEASUREMENT INFORMATION timing diagrams (continued) Must Be High on Power Up CS (see Note A) I/O CLOCK 1 2 3 4 5 6 Access Cycle B DATA OUT A9 A8 A7 A6 A5 A4 A3 A2 IIIIIIIIIII IIIIIIIIIII B3 MSB B2 B1 8 9 10 14 15 1 16 Sample Cycle B Previous Conversion Data MSB ADDRESS 7 See Note B A1 A0 Low Level B9 IIIII IIIII LSB B0 LSB C3 EOC Shift in New Multiplexer Address; Simultaneously Shift Out Previous Conversion Value Initialize A/D Conversion Interval Initialize NOTES: A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed. B. The first I/O CLOCK must occur after the rising edge of EOC. Figure 12. Timing for 16-Clock Transfer Not Using CS (Serial Transfer Interval Shorter Than Conversion) POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 15 SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 PARAMETER MEASUREMENT INFORMATION timing diagrams (continued) CS (see Note A) I/O CLOCK 1 2 3 4 5 6 Access Cycle B DATA OUT A9 A8 A7 7 8 9 A6 A5 A4 A3 A2 11 16 A1 IIIIIIIIIIII IIIIIIIIIIII A0 LSB III III Low Level Hi-Z State ADDRESS B3 MSB B2 B1 1 See Note B Sample Cycle B Previous Conversion Data MSB 10 III III III III B0 LSB B9 IIII IIII C3 EOC Shift in New Multiplexer Address; Simultaneously Shift Out Previous Conversion Value Initialize III III A/D Conversion Interval Initialize NOTES: A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed. B. The 11th rising edge of the I/O CLOCK sequence must occur before the conversion is complete to prevent losing serial interface synchronization. Figure 13. Timing for 11- to 16-Clock Transfer Using CS (Serial Transfer Interval Longer Than Conversion) 16 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 PARAMETER MEASUREMENT INFORMATION timing diagrams (continued) Must be High on Power Up CS (see Note A) I/O CLOCK 1 2 3 4 5 6 Access Cycle B DATA OUT A9 A8 A7 7 8 9 Sample Cycle B A6 A5 A4 A3 A2 14 15 See Note B A1 IIIIIIIIIII IIIIIIIIIII Previous Conversion Data MSB 10 A0 Low Level B2 B1 1 See Note C B9 IIII IIII LSB ADDRESS B3 MSB 16 B0 LSB C3 EOC Shift in New Multiplexer Address; Simultaneously Shift Out Previous Conversion Value Initialize A/D Conversion Interval NOTES: A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed. B. The 11th rising edge of the I/O CLOCK sequence must occur before the conversion is complete to prevent losing serial interface synchronization. C. The I/O CLOCK sequence is exactly 16 clock pulses long. Figure 14. Timing for 16-Clock Transfer Not Using CS (Serial Transfer Interval Longer Than Conversion) POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 17 SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 APPLICATION INFORMATION 1023 1111111111 See Notes A and B 1111111110 1022 1111111101 1021 VFT = VFS - 1/2 LSB 513 1000000001 512 1000000000 VZT =VZS + 1/2 LSB Step Digital Output Code VFS 511 0111111111 VZS 0000000001 1 0000000000 0 0.0048 0.0096 2.4528 2.4576 4.9056 2.4624 4.9080 2 0.0024 0000000010 4.9104 0 4.9152 VI - Analog Input Voltage - V NOTES: A. This curve is based on the assumption that Vref + and Vref - have been adjusted so that the voltage at the transition from digital 0 to 1 (VZT) is 0.0024 V and the transition to full scale (VFT) is 4.908 V. 1 LSB = 4.8 mV. B. The full-scale value (VFS) is the step whose nominal midstep value has the highest absolute value. The zero-scale value (VZS) is the step whose nominal midstep value equals zero. Figure 15. Ideal Conversion Characteristics TLC1542/43 1 2 3 4 5 Analog Inputs 6 7 8 9 11 12 15 A0 CS A1 I/O CLOCK A2 ADDRESS 18 17 Processor A3 A4 DATA OUT A5 EOC 16 19 A6 A7 14 A8 REF+ A9 REF- 13 5-V DC Regulator A10 GND 10 To Source Ground Figure 16. Serial Interface 18 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 Control Circuit SGLS152A - JANUARY 2004 - REVISED FEBRUARY 2006 APPLICATION INFORMATION simplified analog input analysis Using the equivalent circuit in Figure 17, the time required to charge the analog input capacitance from 0 to VS within 1/2 LSB can be derived as follows: The capacitance charging voltage is given by: ( VC = VS 1-e -t c /RtCi ) (1) where Rt = Rs + ri The final voltage to 1/2 LSB is given by: VC (1/2 LSB) = VS - (VS /2048) (2) Equating equation 1 to equation 2 and solving for time tc gives: ( VS -(VS/2048) = VS 1-e -t c /RtCi ) (3) and tc (1/2 LSB) = Rt x Ci x ln(2048) (4) Therefore, with the values given the time for the analog input signal to settle is: tc (1/2 LSB) = (Rs + 1 k) x 60 pF x ln(2048) (5) This time must be less than the converter sample time shown in the timing diagrams. Driving Source TLC1542/3 Rs VS VI VI = Input Voltage at A0 -A10 VS = External Driving Source Voltage Rs = Source Resistance ri = Input Resistance Ci = Equivalent Input Capacitance ri VC 1 k MAX Ci 50 pF MAX Driving source requirements: * Noise and distortion for the source must be equivalent to the resolution of the converter. * Rs must be real at the input frequency. Figure 17. Equivalent Input Circuit Including the Driving Source POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 19 PACKAGE OPTION ADDENDUM www.ti.com 18-Sep-2008 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Eco Plan (2) Qty TLC1543QDWREP ACTIVE SOIC DW 20 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM V62/04647-01XE ACTIVE SOIC DW 20 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Lead/Ball Finish MSL Peak Temp (3) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF TLC1543-EP : * Catalog: TLC1543 NOTE: Qualified Version Definitions: * Catalog - TI's standard catalog product Addendum-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 3-Jan-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device TLC1543QDWREP Package Package Pins Type Drawing SOIC DW 20 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 2000 330.0 24.4 Pack Materials-Page 1 10.8 B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 13.3 2.7 12.0 24.0 Q1 PACKAGE MATERIALS INFORMATION www.ti.com 3-Jan-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TLC1543QDWREP SOIC DW 20 2000 367.0 367.0 45.0 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP(R) Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2013, Texas Instruments Incorporated