

Product specification
Supersedes data of 1995 Sep 22
74F164
8-bit serial-in parallel-out shift register
2000 Dec 18
INTEGRATED CIRCUITS
Philips Semiconductors Product specification
74F1648-bit serial-in parallel-out shift register
2
2000 Dec 18 853-0348 25264
FEATURES
Gated serial data inputs
Typical shift frequency of 100MHz
Asynchronous Master Reset
Buffered clock and data inputs
Fully synchronous data transfer
Industrial temperature range available (–40 to +85 °C)
DESCRIPTION
The 74F164 is an 8-bit edge-triggered shift register with serial data
entry and an output from each of the eight stages. Data is entered
through one of two inputs (Dsa, Dsb); either input can be used as an
active High enable for data entry through the other input. Both inputs
must be connected together or an unused input must be tied High.
Data shifts one place to the right on each Low-to-High transition of
the clock (CP) input, and enters into Q0 the logical AND of the two
data inputs (Dsa, Dsb) that existed one setup time before the rising
edge. A Low level on the Master Reset (MR) input overrides all
other inputs and clears the register asynchronously, forcing all
outputs Low.
PIN CONFIGURATION
14
13
12
11
10
9
87
6
5
4
3
2
1
SF00717
Dsa
Dsb
Q0
Q1
Q2
Q3
GND
VCC
Q7
Q6
Q5
Q4
MR
CP
TYPE TYPICAL fmax TYPICAL SUPPLY
CURRENT (TOTAL)
74F164 100MHz 33 mA
ORDERING INFORMATION
ORDER CODE
DRAWING
DESCRIPTION COMMERCIAL RANGE
VCC = 5 V ±10%, Tamb = 0 to +70 °CINDUSTRIAL RANGE
VCC = 5 V ±10%, Tamb = –40 to +85 °C
DRAWING
NUMBER
14-pin plastic DIP 74F164N I74F164N SOT27-1
14-pin plastic SO 74F164D I74F164D SOT108-1
INPUT AND OUTPUT LOADING AND FAN OUT TABLE
PINS DESCRIPTION 74F (U.L.)
HIGH / LOW LOAD VALUE
HIGH / LOW
Dsa, Dsb Data inputs 1.0 / 1.0 20 µA / 0.6 mA
CP Clock pulse input (active rising edge) 1.0 / 1.0 20 µA / 0.6 mA
MR Master reset input (active-Low) 1.0 / 1.0 20 µA / 0.6 mA
Q0 – Q7 Data outputs 50 / 33 1.0 mA / 20 mA
One (1.0) FAST unit load is defined as: 20 µA in the High state and 0.6 mA in the Low state.
LOGIC SYMBOL
Dsa Dsb
Q0
12
VCC = Pin 14
GND = Pin 7
Q1 Q2 Q3 Q4 Q5 Q6 Q7
CP
MR
8
9
SF00713
3 4 5 6 10 11 12 13
IEC/IEEE SYMBOL
1
2
SRG8
&
R
C1/
8
9
1D
SF00714
3
4
5
6
10
11
12
13
Philips Semiconductors Product specification
74F1648-bit serial-in parallel-out shift register
2000 Dec 18 3
LOGIC DIAGRAM
DQ
RD
Q0
1
Dsa
Dsb 2
CP
MR 3
8
9
VCC = Pin 14
GND = Pin 7
DQ
RD
Q14
DQ
RD
Q25
DQ
RD
Q36
DQ
RD
Q410
DQ
RD
Q511
DQ
RD
Q612
DQ
RD
Q713
SF00715
CPCPCPCPCPCPCPCP
FUNCTION TABLE
INPUTS OUTPUTS OPERATING MODE
MR CP Dsa Dsb Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
L X X X L L L L L L L L Reset (Clear)
Hl l L q0 q1 q2 q3 q4 q5 q6
Hl h L q0 q1 q2 q3 q4 q5 q6 Shift
Hh l L q0 q1 q2 q3 q4 q5 q6
Hh h H q0 q1 q2 q3 q4 q5 q6
H = High voltage level
h = High voltage level one setup time prior to the Low-to-High clock transition.
L = Low voltage level
l = Low voltage level one setup time prior to the Low-to-High clock transition.
qn = Lower case letter indicate the state of the referenced output one setup time prior to the Low-to-High clock transition.
X = Don’t care
= Low-to-High clock transition
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limit set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free air temperature range.)
SYMBOL PARAMETER RATING UNIT
VCC Supply voltage –0.5 to +7.0 V
VIN Input voltage –0.5 to +7.0 V
IIN Input current –30 to +5 mA
VOUT Voltage applied to output in High output state –0.5 to VCC V
IOUT Current applied to output in Low output state 40 mA
Tb
O
p
erating free-air tem
p
erature range
Commercial Range 0 to +70 °
C
T
amb
O erating
free
-
air
tem erature
range
Industrial Range –40 to +85
°C
Tstg Storage temperature range –65 to +150 °C
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
LIMIT
UNIT
SYMBOL
PARAMETER
MIN NOM MAX
UNIT
VCC Supply voltage 4.5 5.0 5.5 V
VIH High-level input voltage 2.0 V
VIL Low-level input voltage 0.8 V
IIk Input clamp current –18 mA
IOH High-level output current –1 mA
IOL Low-level output current 20 mA
Tb
O
p
erating free-air tem
p
erature range
Commercial Range 0 +70 °
C
T
amb
O erating
free
-
air
tem erature
range
Industrial Range –40 +85
°C
Philips Semiconductors Product specification
74F1648-bit serial-in parallel-out shift register
2000 Dec 18 4
DC ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted.)
SYMBOL
TEST LIMITS UNIT
SYMBOL
CONDITIONS1MIN TYP2MAX
VOH
p
VCC = MIN, VIL = MAX, ±10%VCC 2.5 V
V
OH
-
CC IL
VIH = MIN, IOH = MAX ±5%VCC 2.7 3.4 V
VOL Low-level output voltage VCC = MIN, VIL = MAX, ±10%VCC 0.30 0.50 V
CC IL
VIH = MIN, IOL= MAX ±5%VCC 0.30 0.50 V
VIK Input clamp voltage VCC = MIN, II = IIK –0.73 –1.2 V
IIInput current at maximum input voltage VCC = MAX, VI = 7.0 V 100 µA
IIH High-level input current VCC = MAX, VI = 2.7 V 20 µA
IILL Low-level input current VCC = MAX, VI = 0.5 V –0.6 mA
IOS Short-circuit output current 3VCC = MAX –60 –150 mA
ICC Supply current (total) 4VCC = MAX 33 55 mA
Notes to DC electrical characteristics
1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
2. All typical values are at VCC = 5 V, Tamb = 25 °C.
3. Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample-and-hold
techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting
of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any
sequence of parameter test, IOS tests should be performed last.
4. Measure ICC with the serial inputs grounded, the clock input at 2.4 V, and a momentary ground, then applied to Master Reset, and all outputs
open.
APPLICATION
RESET
CLOCK
DATA
ENABLE
Dsa
Dsb
Dsa
Dsb
CP MR
D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15
CP MR
H
74F164 74F164
Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
SF00716
The 74F164 can be cascaded to form synchronous shift registers of longer length.
Here, two devices are combined to form a 16-bit shift register.
Philips Semiconductors Product specification
74F1648-bit serial-in parallel-out shift register
2000 Dec 18 5
AC ELECTRICAL CHARACTERISTICS LIMITS
T
amb
= +25 °C T
amb
= 0 to +70 °C T
amb
= –40 to +85 °C
SYMBOL PARAMETER TEST
CONDITION
Tamb
+25
C
VCC = 5 V
CL = 50 pF
R 500
Tamb
0
to
+70
C
VCC = +5 V±10%
CL = 50 pF
R 500
Tamb
40
to
+85
C
VCC = +5 V±10%
CL = 50 pF
R 500
UNIT
R
L = 5
00
R
L = 5
00
R
L = 5
00
MIN TYP MAX MIN MAX MIN MAX
fmax Maximum clock frequency W aveform 1 80 100 80 80 MHz
tPLH
tPHL Propagation delay
CP to Qn W aveform 1 3.0
5.0 5.0
7.0 8.0
10.0 2.5
5.0 9.0
11.0 2.5
5.0 9.0
11.0 ns
tPHL Propagation delay
MR to Qn W aveform 3 5.5 7.5 10.5 5.5 11.5 5.5 11.5 ns
AC SETUP REQUIREMENTS LIMITS
T
amb
= +25 °C T
amb
= 0 to +70 °C T
amb
= –40 to +85 °C
SYMBOL PARAMETER TEST
CONDITION
Tamb
+25
C
VCC = 5 V
CL = 50 pF
R 500
Tamb
0
to
+70
C
VCC = +5 V±10%
CL = 50 pF
R 500
Tamb
40
to
+85
C
VCC = +5 V±10%
CL = 50 pF
R 500
UNIT
R
L = 5
00
R
L = 5
00
R
L = 5
00
MIN TYP MAX MIN MAX MIN MAX
ts(H)
tS(L) Setup time, High or Low
Dn to CP W aveform 2 7.0
7.0 7.0
7.0 7.0
7.0 ns
th(H)
th(L) Hold time, High or Low
Dn to CP W aveform 2 1.0
1.0 2.0
2.0 2.0
2.0 ns
tw(H)
tw(L) CP Pulse width
High or Low W aveform 1 4.0
7.0 4.0
7.0 4.0
7.0 ns
tw(L) MR Pulse wicth
Low W aveform 3 7.0 7.0 7.0 ns
tREC Recovery time
MR to CP Waveform 3 7.0 7.0 7.0 ns
AC WAVEFORMS
For all waveforms, VM = 1.5 V.
The shaded areas indicate when the input is permitted to change for predictable output performance.
CP VMVM
VM
tw(H)
1/fmax
VM
VM
tPLH
tw(L)tPHL
Qn
SF00294
W aveform 1. Propagation delay for Clock input to output,
Clock Pulse width, and maximum Clock frequency
th(H)ts(H)
CP
SF00191
VMVM
VM
VM
VMVM
th(L)ts(L)
Dn
W aveform 2. Data setup and hold times
VM
SF00158
MR
Qn
VM
tw(L)
tPHL
VM
tREC
CP VM
W aveform 3. Master Reset pulse width, Master Reset to output
delay and Master Reset to Clock recovery time
Philips Semiconductors Product specification
74F1648-bit serial-in parallel-out shift register
2000 Dec 18 6
TEST CIRCUIT AND WAVEFORMS
tw90%
VM
10%
90%
VM10%
90%
VM10%
90%
VM
10%
NEGATIVE
PULSE
POSITIVE
PULSE
tw
AMP (V)
0 V
0 V
tTHL (tf )
INPUT PULSE REQUIREMENTS
rep. rate twtTLH tTHL
1 MHz 500 ns 2.5 ns 2.5 ns
Input Pulse Definition
VCC
family
74F
D.U.T.
PULSE
GENERATOR
RL
CL
RT
VIN VOUT
Test Circuit for Totem-Pole Outputs
DEFINITIONS:
RL= Load resistor;
see AC ELECTRICAL CHARACTERISTICS for value.
CL= Load capacitance includes jig and probe capacitance;
see AC ELECTRICAL CHARACTERISTICS for value.
RT= Termination resistance should be equal to ZOUT of
pulse generators.
tTHL (tf )
tTLH (tr )
tTLH (tr )AMP (V)
amplitude
3.0 V 1.5 V
VM
SF00006
Philips Semiconductors Product specification
74F1648-bit serial-in parallel-out shift register
2000 Dec 18 7
DIP14: plastic dual in-line package; 14 leads (300 mil) SOT27-1
Philips Semiconductors Product specification
74F1648-bit serial-in parallel-out shift register
2000 Dec 18 8
SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1
Philips Semiconductors Product specification
74F1648-bit serial-in parallel-out shift register
2000 Dec 18 9
NOTES
Philips Semiconductors Product specification
74F1648-bit serial-in parallel-out shift register
2000 Dec 18 10
Definitions
Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or
at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended
periods may af fect device reliability.
Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips
Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or
modification.
Disclaimers
Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can
reasonably be expected to result in personal injury . Philips Semiconductors customers using or selling these products for use in such applications
do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard
cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these
products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless
otherwise specified.
Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088–3409
Telephone 800-234-7381
Copyright Philips Electronics North America Corporation 2001
All rights reserved. Printed in U.S.A.
Date of release: 01-01
Document order number: 9397 750 07889


Data sheet
status
Objective
specification
Preliminary
specification
Product
specification
Product
status
Development
Qualification
Production
Definition [1]
This data sheet contains the design target or goal specifications for product development.
Specification may change in any manner without notice.
This data sheet contains preliminary data, and supplementary data will be published at a later date.
Philips Semiconductors reserves the right to make changes at any time without notice in order to
improve design and supply the best possible product.
This data sheet contains final specifications. Philips Semiconductors reserves the right to make
changes at any time without notice in order to improve design and supply the best possible product.
Data sheet status
[1] Please consult the most recently issued datasheet before initiating or completing a design.