TS80002
Final Datasheet Rev 1.0
March 26, 2015
www.semtech.com 6 of 16
Semtech
Proprietary & Condential
I2C
I2C Signal Pins
ALERT pin (GPIO pin) - optional:
• Driven high when an event is active in the internal STATUS
register
• Driven low when all the internal events are cleared
Note: The ALERT pin is provided to help with I2C
communication, i.e. to signal events to the EC so the EC can
interrogate the TS80002 via I2C. The use of the ALERT pin is
not mandatory in the application.
SCL pin:
• Clock pin for the I2C interface.
• True open-drain. Needs external pull-ups.
SDA pin:
• Data pin for the I2C interface.
• True open-drain. Needs external pull-ups.
I2C Protocol
The TS80002 Wireless Power Receiver acts as an I2C slave
peripheral to allow communication with an application
microcontroller. The slave address (7 bit) is 0x51. The
Embedded Controller is an I2C master and initiates every data
transfer.
The TS80002 implements a set of registers available from the
I2C bus. It also implements a set of API functions that receive
parameters and return values using the I2C bus. Four transfer
types are possible:
• Write Register
• Read Register
• Run API Function
• Read API Function Return Buer
START Start of the I2C transfer.
M[SSlave Address (7 bits) 0 (1 bit) Slave ACK Slave address + R/nW bit (0x92 as 8-bit).
M[SRegister n address (8 bits) Slave ACK Address of the rst register
M[SRegister n Data (8 bits) Slave ACK Write the rst register
M[SRegister n+1 Data (8 bits) Slave ACK Optionally write the following registers
...
M[SRegister n+k Data (8 bits) Slave ACK
STOP Stop of the I2C transfer
Write Register Operations Description
START Start of the I2C transfer.
M[SSlave Address (7 bits) 0 (1 bit) Slave ACK Slave address + 0 as R/nW bit (0x92 as 8-bit).
M[SRegister n address (8 bits) Slave ACK Address of the rst register
START Repeated Start
M[SSlave Address (7 bits) 1 (1 bit) Slave ACK Slave address + 1 as R/nW bit (0x93 as 8-bit).
S[MRegister n Data (8 bits) Master ACK Read the rst register
S[MRegister n+1 Data (8 bits) Master ACK Optionally read the following registers
...
S[MRegister n+k Data (8 bits) Master nACK The master should send a nACK after the last data byte was
received.
STOP Stop of the I2C transfer
Read Register Operations