WM8510 w Mono CODEC with Speaker Driver DESCRIPTION FEATURES The WM8510 is a low power, high quality mono codec designed for Voice over Internet Protocol (VoIP) and Digital Telephones. * * The device integrates support for one pseudo-differential and one single ended input (Handset Mic and Speaker Mic) and includes drivers for speakers or headset, and mono line output, making it ideal for Telephone designs. External component requirements are reduced as no separate microphone or earpiece amplifiers are required. * * * Advanced Sigma Delta Converters are used along with digital decimation and interpolation filters to give high quality audio at sample rates from 8 to 48kHz. Mono Codec: Audio sample rates:8, 11.025, 16, 22.05, 24, 32, 44.1, 48kHz DAC SNR 93dB, THD -84dB (`A'-weighted @ 8 - 48kHz) ADC SNR 90dB, THD -80dB (`A'-weighted @ 8 - 48kHz) On-chip Headphone/Speaker Driver with `cap-less' connect - 40mW output power into 16 / 3.3V SPKVDD - BTL speaker drive 0.8W into 8 / 5V SPKVDD Earpiece Line output Multiple analog inputs, plus analog bypass path (0 or -10dB) Mic Preamps: Two Microphone Interfaces - One pseudo-differential input with common mode rejection - One single ended input - Programmable preamp gain - Programmable ALC / Noise Gate in ADC path Low-noise bias supplied for microphone * * * * Additional digital filtering options are available in the ADC path, to cater for application filtering such as `wind noise reduction', plus an advanced mixed signal ALC function with noise gate is provided. An on-chip PLL is provided to generate the required Master Clock from an external reference clock. The PLL clock can also be output if required elsewhere in the system. The WM8510 operates at supply voltages from 2.5 to 3.6V, although the digital supplies can operate at voltages down to 1.71V to save power. The speaker and mono outputs use a separate supply of up to 5V which enables increased output power if required. Different sections of the chip can also be powered down under software control by way of the selectable two or three wire control interface. WM8510 is supplied in a convenient 28-lead SSOP package, offering high levels of functionality in an easy to use package. BLOCK DIAGRAM * Other Features * Digital Playback Limiter * Programmable ADC High Pass Filter (wind noise reduction) * Programmable ADC Notch Filter * On-chip PLL * Low power, low voltage - 2.5V to 3.6V (digital supplies: 1.71V to 3.6V) - power consumption <10mW all-on 48kHz mode * 28 lead SSOP package APPLICATIONS * * * * * VoIP Telephones Digital Telephones Conference Speaker-phone Mobile Telephone Hands-free Kits General Purpose low power audio CODEC 20k MIC2 Gains : -12dB to +35.25dB NOISY GND W WM8510 I2 S or PCM INTERFACE 20k ADC DIGITAL FILTERS DAC DIGITAL FILTERS Volume Volume Limiter / ALC Digital Limiter MICN ADC Mic IP PGA MICP IP BOOST/MIX MONO OUT DAC Wind Noise Filters -10dB or +0dB Rbias SIDETONE -1 SPKOUTP L - (-R) = L+R -10dB or +0dB MICBIAS 4k 5k 25k 25k 250k 250k PLL CONTROL INTERFACE WOLFSON MICROELECTRONICS plc To receive regular email updates, sign up at http://www.wolfsonmicro.com/enews/ SPKOUTN SPKR PGA Production Data, September 2008, Rev 4.5 Copyright (c)2008 Wolfson Microelectronics plc WM8510 Production Data TABLE OF CONTENTS DESCRIPTION .......................................................................................................1 BLOCK DIAGRAM .................................................................................................1 FEATURES.............................................................................................................1 APPLICATIONS .....................................................................................................1 PIN CONFIGURATION...........................................................................................3 ORDERING INFORMATION ..................................................................................3 PIN DESCRIPTION ................................................................................................4 ABSOLUTE MAXIMUM RATINGS.........................................................................5 RECOMMENDED OPERATING CONDITIONS .....................................................5 ELECTRICAL CHARACTERISTICS ......................................................................6 TERMINOLOGY ............................................................................................................ 8 SIGNAL TIMING REQUIREMENTS .......................................................................9 SYSTEM CLOCK TIMING ............................................................................................. 9 AUDIO INTERFACE TIMING - MASTER MODE .......................................................... 9 AUDIO INTERFACE TIMING - SLAVE MODE............................................................ 10 CONTROL INTERFACE TIMING - 3-WIRE MODE .................................................... 11 CONTROL INTERFACE TIMING - 2-WIRE MODE .................................................... 12 DEVICE DESCRIPTION.......................................................................................13 INTRODUCTION ......................................................................................................... 13 INPUT SIGNAL PATH ................................................................................................. 14 ANALOGUE TO DIGITAL CONVERTER (ADC).......................................................... 19 INPUT LIMITER / AUTOMATIC LEVEL CONTROL (ALC) .......................................... 23 OUTPUT SIGNAL PATH ............................................................................................. 36 ANALOGUE OUTPUTS............................................................................................... 41 OUTPUT SWITCH ...................................................................................................... 46 DIGITAL AUDIO INTERFACES................................................................................... 48 AUDIO SAMPLE RATES ............................................................................................. 53 MASTER CLOCK AND PHASE LOCKED LOOP (PLL) ............................................... 54 GENERAL PURPOSE INPUT/OUTPUT...................................................................... 56 CONTROL INTERFACE.............................................................................................. 56 RESETTING THE CHIP .............................................................................................. 57 POWER SUPPLIES .................................................................................................... 58 POWER MANAGEMENT ............................................................................................ 61 REGISTER MAP...................................................................................................64 REGISTER BITS BY ADDRESS ................................................................................. 65 DIGITAL FILTER CHARACTERISTICS ...............................................................76 TERMINOLOGY .......................................................................................................... 76 DAC FILTER RESPONSES......................................................................................... 77 ADC FILTER RESPONSES......................................................................................... 77 DE-EMPHASIS FILTER RESPONSES........................................................................ 78 HIGHPASS FILTER..................................................................................................... 79 APPLICATIONS INFORMATION .........................................................................80 RECOMMENDED EXTERNAL COMPONENTS .......................................................... 80 IMPORTANT NOTICE ..........................................................................................82 ADDRESS ................................................................................................................... 82 w PD, Rev 4.5 ,September 2008 2 WM8510 Production Data PIN CONFIGURATION ORDERING INFORMATION ORDER CODE TEMPERATURE RANGE PACKAGE MOISTURE SENSITIVITY LEVEL PACKAGE BODY TEMPERATURE WM8510GEDS/V -40C to +85C 28-lead SSOP (Pb-free) MSL3 260oC WM8510GEDS/RV -40C to +85C 28-lead SSOP (Pb-free, tape and reel) MSL3 260oC Note: Reel Quantity = 2,000 w PD, Rev 4.5, September 2008 3 WM8510 Production Data PIN DESCRIPTION PIN NAME TYPE 1 VMID Reference 2 MICN Analog Input Microphone negative input 3 MICP Analog Input Microphone positive input (common mode) 4 MICBIAS Analog Output 5 NC NC 6 AVDD Supply Analogue supply (feeds ADC, DAC and PLL) 7 AGND Supply Analogue ground (feeds ADC, DAC and PLL) 8 AGND Supply Analogue ground (feeds ADC, DAC and PLL) 9 DCVDD Supply Digital Core supply 10 DBVDD Supply Digital Buffer (Input/Output) supply 11 DGND Supply Digital ground 12 ADCDAT Digital Output 13 DACDAT Digital Input 14 FRAME Digital Input/Output DAC and ADC Sample Rate Clock or Frame synch 15 BCLK Digital Input/Output Digital Audio Port Clock 16 MCLK Digital Input 17 CSB/GPIO Digital Input/Output 18 SCLK Digital Input 19 SDIN Digital Input/Output 20 MODE Digital Input DESCRIPTION Decoupling for midrail reference voltage Microphone Bias No Connect ADC Digital Audio Data Output DAC Digital Audio Data Input Master Clock Input 3-Wire MPU Chip Select or General Purpose Input/Output pin. 3-Wire MPU Clock Input / 2-Wire MPU Clock Input 3-Wire MPU Data Input / 2-Wire MPU Data Input/Output Control Interface Mode Selection Pin. 21 MONOOUT Analog Output 22 SPKOUTP Analog Output 23 SPKGND Supply Speaker ground (feeds speaker and mono output amps only) Speaker ground (feeds speaker and mono output amps only) 24 SPKGND Supply 25 SPKOUTN Analog Output 26 SPKVDD Supply 27 SPKVDD Supply 28 MIC2 Analog Input w Mono Audio Output Speaker Output Positive Speaker Output Negative Speaker supply (feeds speaker and mono output amps only) Speaker supply (feeds speaker and mono output amps only) Second Analog Input PD, Rev 4.5 ,September 2008 4 WM8510 Production Data ABSOLUTE MAXIMUM RATINGS Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified. ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device. Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are: MSL1 = unlimited floor life at <30C / 85% Relative Humidity. Not normally stored in moisture barrier bag. MSL2 = out of bag storage for 1 year at <30C / 60% Relative Humidity. Supplied in moisture barrier bag. MSL3 = out of bag storage for 168 hours at <30C / 60% Relative Humidity. Supplied in moisture barrier bag. The Moisture Sensitivity Level for each package type is specified in Ordering Information. CONDITION DBVDD, DCVDD, AVDD supply voltages SPKVDD supply voltage MIN MAX -0.3V +3.63V -0.3V +7V Voltage range digital inputs DGND -0.3V DVDD +0.3V Voltage range analogue inputs AGND -0.3V AVDD +0.3V Operating temperature range, TA -40C +85C Storage temperature after soldering -65C +150C Notes 1. Analogue and digital grounds must always be within 0.3V of each other. 2. All digital and analogue supplies are completely independent from each other. 3. When using the PLL, DCVDD should be 1.9V RECOMMENDED OPERATING CONDITIONS PARAMETER SYMBOL Digital supply range (Core) DCVDD Digital supply range (Buffer) DBVDD Analogue supplies range Speaker supply Ground MAX UNIT 1.71 3.6 V 1.71 3.6 V AVDD 2.5 3.6 V SPKVDD 2.5 5.5 V DGND,AGND, SPKGND TEST CONDITIONS MIN TYP 0 V Notes 1. DCVDD DBVDD at all times. w PD, Rev 4.5, September 2008 5 WM8510 Production Data ELECTRICAL CHARACTERISTICS Test Conditions DCVDD = 1.8V, AVDD = DBVDD = 3.3V, SPKVDD = 3.3V, TA = +25oC, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS VINFS PGABOOST = 0dB INPPGAVOL = 0dB MIN TYP MAX UNIT Microphone Inputs (MICN, MICP) Full-scale Input Signal Level (Note 1) - note this changes with AVDD Mic PGA equivalent input noise At 35.25dB gain 1.0 0 Vrms dBV 150 uV k Input resistance RMICIN Gain set to 35.25dB 1.6 Input resistance RMICIN Gain set to 0dB 47 k Input resistance RMICIN Gain set to -12dB 75 k Input resistance RMICIP MICP2INPPGA = 1 94 k Input Capacitance CMICIN 10 pF Recommended coupling cap CCOUP 220 pF MIC Input Programmable Gain Amplifier (PGA) Programmable Gain -12 Programmable Gain Step Size Guaranteed monotonic Mute Attenuation 35.25 dB 0.75 dB 108 dB Selectable Input Gain Boost (0/+20dB) Gain Boost 0 20 dB dB Automatic Level Control (ALC)/Limiter - ADC only Target Record Level -28.5 -6 Programmable Gain -12 35.25 Programmable Gain Step Size dB Guaranteed Monotonic 0.75 dB Gain Hold Time (Note 2) tHOLD MCLK=12.288MHz (Note 4) 0, 2.67, 5.33, 10.67, ... , 43691 (time doubles with each step) ms Gain Ramp-Up (Decay) Time (Note 3) tDCY ALCMODE=0 (ALC), MCLK=12.288MHz (Note 4) 3.3, 6.6, 13.1, ... , 3360 (time doubles with each step) ms ALCMODE=1 (limiter), MCLK=12.288MHz (Note 4) 0.73, 1.45, 2.91, ... , 744 (time doubles with each step) ALCMODE=0 (ALC), MCLK=12.288MHz (Note 4) 0.83, 1.66, 3.33, ... , 852 (time doubles with each step) ALCMODE=1 (limiter), MCLK=12.288MHz (Note 4) 0.18, 0.36, 0.73, ... , 186 (time doubles with each step) 87 Gain Ramp-Down (Attack) Time (Note 3) tATK ms Analogue to Digital Converter (ADC) Signal to Noise Ratio (Note 5) SNR A-weighted, 0dB PGA gain Total Harmonic Distortion (Note 6) THD -1dBFS input, 0dB PGA gain w 90 -80 dB -65 dB PD, Rev 4.5 ,September 2008 6 WM8510 Production Data Test Conditions DCVDD = 1.8V, AVDD = DBVDD = 3.3V, SPKVDD = 3.3V, TA = +25oC, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT MIC2 Analogue Input Full-scale Input Signal Level (0dB) - note this scales with AVDD VINFS Input Resistance RMIC2IN Input Capacitance CMIC2IN MIC2MODE=0 1.0 0 Vrms dBV 20 k 10 pF Digital to Analogue Converter (DAC) to MONO output (all data measured with 10k / 50pF load) Signal to Noise Ratio (Note 5) SNR A-weighted Total Harmonic Distortion (Note 6) THD RL = 10 k full-scale signal -84 MONOBOOST=0 AVDD/3.3 MONOBOOST=1 1.5x (AVDD/3.3) 0dB Full Scale output voltage (Note 7) 90 93 dB -70 dB VRMS Speaker Output PGA Programmable Gain -57 Programmable Gain Step Size Guaranteed monotonic 6 dB 1 dB BTL Speaker Output (SPKOUTP, SPKOUTN with 8 bridge tied load) Output Power Total Harmonic Distortion Signal to Noise Ratio PO THD SNR Output power is very closely correlated with THD; see below PO =180mW, RL = 8, SPKVDD=3.3V 0.03 -70 % dB PO =400mW, RL = 8, SPKVDD=3.3V 5.0 -26 % dB PO =360mW, RL = 8, SPKVDD=5V 0.02 -75 % dB PO =800mW, RL = 8, SPKVDD=5V 0.06 -65 % dB SPKVDD=3.3V, RL = 8 90 dB SPKVDD=5V, RL = 8 90 dB 50 dB Power Supply Rejection Ratio `Headphone' output (SPKOUTP, SPKOUTN with resistive load to ground) Signal to Noise Ratio SNR Total Harmonic Distortion THD 93 dB Po=20mW, RL = 16, SPKVDD=3.3V 0.02 -74 % dB Po=20mW, RL = 32, SPKVDD=3.3V 0.017 - 75 % dB Microphone Bias Bias Voltage (MBVSEL=0) VMICBIAS 0.9*AVDD V Bias Voltage (MBVSEL=1) VMICBIAS 0.65*AVDD V Bias Current Source IMICBIAS Output Noise Voltage Vn 3 1kHz to 20kHz 15 mA nV/Hz Digital Input / Output Input HIGH Level VIH Input LOW Level VIL Output HIGH Level VOH IOL=1mA Output LOW Level VOL IOH-1mA w 0.7xDVDD V 0.3xDVDD V 0.1xDVDD V 0.9xDVDD V PD, Rev 4.5, September 2008 7 WM8510 Production Data TERMINOLOGY 1. MICN input only in single ended microphone configuration. Maximum input signal to MICP without distortion is -3dBV. 2. Hold Time is the length of time between a signal detected being too quiet and beginning to ramp up the gain. It does not apply to ramping down the gain when the signal is too loud, which happens without a delay. 3. Ramp-up and Ramp-Down times are defined as the time it takes the PGA to change its gain by 6dB. 4. All hold, ramp-up and ramp-down times scale proportionally with MCLK 5. Signal-to-noise ratio (dB) - SNR is a measure of the difference in level between the full scale output and the output with no signal applied. (No Auto-zero or Automute function is employed in achieving these results). 6. THD (dB) - THD is a ratio, of the rms values, of Noise Signal. 7. The maximum output voltage can be limited by the speaker power supply. If MONOBOOST=1 then SPKVDD should be 1.5xAVDD or higher to prevent clipping taking place in the output stage. w PD, Rev 4.5 ,September 2008 8 WM8510 Production Data SIGNAL TIMING REQUIREMENTS SYSTEM CLOCK TIMING tMCLKL MCLK tMCLKH tMCLKY Figure 1 System Clock Timing Requirements Test Conditions DCVDD=1.8V, DBVDD=AVDD=SPKVDD=3.3V, DGND=AGND=SPKGND=0V, TA = +25oC, Slave Mode PARAMETER SYMBOL MIN TYP MAX UNIT System Clock Timing Information MCLK System clock cycle time TMCLKY Tbd MCLK duty cycle TMCLKDS 60:40 ns 40:60 AUDIO INTERFACE TIMING - MASTER MODE Figure 2 Digital Audio Data Timing - Master Mode (see Control Interface) w PD, Rev 4.5, September 2008 9 WM8510 Production Data Test Conditions DCVDD=1.8V, DBVDD=AVDD=SPKVDD=3.3V, DGND=AGND=SPKGND=0V, TA=+25oC, Master Mode, fs=48kHz, MCLK=256fs, 24-bit data, unless otherwise stated. PARAMETER SYMBOL MIN TYP MAX UNIT ns Audio Data Input Timing Information FRAME propagation delay from BCLK falling edge tDL 10 ADCDAT propagation delay from BCLK falling edge tDDA 10 DACDAT setup time to BCLK rising edge tDST 10 ns DACDAT hold time from BCLK rising edge tDHT 10 ns ns AUDIO INTERFACE TIMING - SLAVE MODE Figure 3 Digital Audio Data Timing - Slave Mode Test Conditions DCVDD=1.8V, DBVDD=AVDD=SPKVDD=3.3V, DGND=AGND=SPKGND=0V, TA=+25oC, Slave Mode, fs=48kHz, MCLK= 256fs, 24-bit data, unless otherwise stated. PARAMETER SYMBOL MIN TYP MAX UNIT Audio Data Input Timing Information BCLK cycle time tBCY 50 ns BCLK pulse width high tBCH 20 ns BCLK pulse width low tBCL 20 ns FRAME set-up time to BCLK rising edge tLRSU 10 ns FRAME hold time from BCLK rising edge tLRH 10 ns DACDAT hold time from BCLK rising edge tDH 10 ns DACDAT set-up time to BCLK rising edge tDS 10 ADCDAT propagation delay from BCLK falling edge tDD ns 20 ns Note: BCLK period should always be greater than or equal to MCLK period. w PD, Rev 4.5 ,September 2008 10 WM8510 Production Data CONTROL INTERFACE TIMING - 3-WIRE MODE Figure 4 Control Interface Timing - 3-Wire Serial Control Mode Test Conditions DCVDD = 1.8V, DBVDD = AVDD = SPKVDD = 3.3V, DGND = AGND = SPKGND = 0V, TA = +25oC, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated. PARAMETER SYMBOL MIN TYP MAX UNIT Program Register Input Information SCLK rising edge to CSB rising edge tSCS 80 ns SCLK pulse cycle time tSCY 200 ns SCLK pulse width low tSCL 80 ns SCLK pulse width high tSCH 80 ns SDIN to SCLK set-up time tDSU 40 ns SCLK to SDIN hold time tDHO 40 ns CSB pulse width low tCSL 40 ns CSB pulse width high tCSH 40 ns CSB rising to SCLK rising tCSS 40 ns tps 0 Pulse width of spikes that will be suppressed w 5 ns PD, Rev 4.5, September 2008 11 WM8510 Production Data CONTROL INTERFACE TIMING - 2-WIRE MODE t3 t3 t5 SDIN t4 t6 t2 t8 SCLK t1 t9 t7 Figure 5 Control Interface Timing - 2-Wire Serial Control Mode Test Conditions DCVDD=1.8V, DBVDD=AVDD=SPKVDD=3.3V, DGND=AGND=SPKGND=0V, TA = +25oC, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated. PARAMETER SYMBOL MIN TYP MAX UNIT SCLK Low Pulse-Width t1 1.3 526 kHz us SCLK High Pulse-Width t2 600 ns Hold Time (Start Condition) t3 600 ns Setup Time (Start Condition) t4 600 ns Data Setup Time t5 100 SDIN, SCLK Rise Time t6 300 SDIN, SCLK Fall Time t7 300 Setup Time (Stop Condition) t8 Program Register Input Information SCLK Frequency 0 Data Hold Time t9 Pulse width of spikes that will be suppressed tps w ns 600 0 ns ns ns 900 ns 5 ns PD, Rev 4.5 ,September 2008 12 WM8510 Production Data DEVICE DESCRIPTION INTRODUCTION The WM8510 is a low power audio codec combining a high quality mono audio DAC and ADC, with flexible line and microphone input and output processing. Applications for this device are anticipated to include VoIP telephones, digital telephones, conference speaker phones and mobile hands-free kits. FEATURES The chip offers great flexibility in use, and so can support many different modes of operation as follows: MICROPHONE INPUTS Two microphone inputs are provided, allowing for either a differential microphone input or a single ended microphone to be connected. These inputs have a user programmable gain range of -12dB to +35.25dB using internal resistors. After the input PGA stage comes a boost stage which can add a further 20dB of gain. A microphone bias is output from the chip which can be used to bias the microphones. The signal routing can be configured to allow manual adjustment of mic levels, or to allow the ALC loop to control the level of mic signal that is transmitted. Total gain through the microphone paths of up to +55.25dB can be selected. FLEXIBLE MIC2 INPUT The flexible configuration of the mono input, MIC2, with integrated on-chip resistors allows several analogue signals to be summed into the single input if required. This can be used as a microphone, line input or an input for warning tones (beep) etc. The output from this circuit can be summed into the mono output and/or the speaker output paths, so allowing for mixing of audio with `backing music' etc as required. SIDETONE ATTENUATION A bypass path allows analog signals to travel directly to the outputs without passing through the ADC and DAC. For side tone features in telephone handsets this analogue bypass can be attenuated. PGA AND ALC OPERATION A programmable gain amplifier is provided in the input path to the ADC. This may be used manually or in conjunction with a mixed analogue/digital automatic level control (ALC) which keeps the recording volume constant. ADC The mono ADC uses a multi-bit high-order oversampling architecture to deliver optimum performance with low power consumption. Various sample rates are supported, from the 8ks/s rate typically used in voice dictation, up to the 48ks/s rate used in high quality audio applications. HI-FI DAC The hi-fi DAC provides high quality audio playback suitable for all portable mono audio type applications. DIGITAL FILTERING Advanced Sigma Delta Converters are used along with digital decimation and interpolation filters to give high quality audio at sample rates from 8ks/s to 48ks/s. Application specific digital filters are also available which help to reduce the effect of specific noise sources such as `wind noise'. The filters include a programmable ADC high pass filter and a programmable ADC notch filter. OUTPUT MIXING AND VOLUME ADJUST Flexible mixing is provided on the outputs of the device; a mixer is provided for the speaker outputs, and an additional mono summer for the mono output. These mixers allow the output of the DAC, the output of the ADC volume control and the MIC2 input to be combined. The output volume can be adjusted using the integrated digital volume control and there is additional analogue gain adjustment capability on the speaker output. w PD, Rev 4.5, September 2008 13 WM8510 Production Data AUDIO INTERFACES The WM8510 has a standard audio interface, to support the transmission of audio data to and from the chip. This interface is a 4 wire standard audio interface which supports a number of audio data formats including I2S, DSP Mode, MSB-First, left justified and MSB-First, right justified, and can operate in master or slave modes. CONTROL INTERFACES To allow full software control over all its features, the WM8510 offers a choice of 2 or 3 wire MPU control interface. It is fully compatible and an ideal partner for a wide range of industry standard microprocessors, controllers and DSPs. The selection between 2-wire mode and 3-wire mode is determined by the state of the MODE pin. If MODE is high then 3-wire control mode is selected, if MODE is low then 2-wire control mode is selected. In 2 wire mode, only slave operation is supported, and the address of the device is fixed as 0011010. CLOCKING SCHEMES WM8510 offers the normal audio DAC clocking scheme operation, where 256fs MCLK is provided to the DAC/ADC. However, a PLL is also included which may be used to generate the internal master clock frequency in the event that this is not available from the system controller. This PLL uses an input clock, typically the 12MHz USB or ilink clock, to generate high quality audio clocks. If this PLL is not required for generation of these clocks, it can be reconfigured to generate alternative clocks which may then be output on the CSB/GPIO pin and used elsewhere in the system. POWER CONTROL The design of the WM8510 has given much attention to power consumption without compromising performance. It operates at low supply voltages, and includes the facility to power off any unused parts of the circuitry under software control, includes standby and power off modes. INPUT SIGNAL PATH The WM8510 has 3 flexible analogue inputs for two separate microphone inputs. These inputs can be used in a variety of ways. The input signal path before the ADC has a flexible PGA block which then feeds into a gain boost/mixer stage. MICROPHONE INPUTS The WM8510 can accommodate a variety of microphone configurations including single ended and pseudo-differential inputs. The inputs through the MICN, MICP and optionally MIC2 pins are amplified through the input PGA as shown in Figure 6. A pseudo differential input is the preferential configuration where the positive terminal of the input PGA is connected to the MICP input pin by setting MICP2INPPGA=1. The microphone ground should then be connected to MICN (when MICN2INPPGA=1) or optionally to MIC2 (when MIC2_2INPPGA=1) input pins. Alternatively a single ended microphone can be connected to the MICN input with MICN2INPPGA set to 1. The non-inverting terminal of the input PGA should be connected internally to VMID by setting MICP2INPPGA to 0. w PD, Rev 4.5 ,September 2008 14 WM8510 Production Data Figure 6 Microphone Input PGA Circuit (switch positions shown are for pseudo-differential mic input) REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R44 Input Control 0 MICP2INPPGA 1 Connect input PGA amplifier positive terminal to MICP or VMID. 0 = input PGA amplifier positive terminal connected to VMID 1 = input PGA amplifier positive terminal connected to MICP through variable resistor string 1 MICN2INPPGA 1 Connect MICN to input PGA negative terminal. 0=MICN not connected to input PGA 1=MICN connected to input PGA amplifier negative terminal. 2 MIC2_2INPPGA 0 Select MIC2 amplifier output as input PGA signal source. 0=MIC2 not connected to input PGA 1=MIC2 connected to input PGA amplifier negative terminal. The input PGA is enabled by the INPGAEN register bit. REGISTER ADDRESS R2 Power Management 2 w BIT 2 LABEL INPGAEN DEFAULT 0 DESCRIPTION Input microphone PGA enable 0 = disabled 1 = enabled PD, Rev 4.5, September 2008 15 WM8510 Production Data INPUT PGA VOLUME CONTROL The input microphone PGA has a gain range from -12dB to +35.25dB in 0.75dB steps. The gain from the MICN input to the PGA output and from the MIC2 amplifier to the PGA output are always common and controlled by the register bits INPPGAVOL[5:0]. These register bits also affect the MICP pin when MICP2INPPGA=1. When the Automatic Level Control (ALC) is enabled the input PGA gain is then controlled automatically and the INPPGAVOL bits should not be used. REGISTER ADDRESS BIT R45 Input PGA volume control 5:0 INPPGAVOL 010000 Input PGA volume 000000 = -12dB 000001 = -11.25db . 010000 = 0dB . 111111 = +35.25dB 6 INPPGAMUTE 0 Mute control for input PGA: 0=Input PGA not muted, normal operation 1=Input PGA muted (and disconnected from the following input BOOST stage). 7 INPPGAZC 0 Input PGA zero cross enable: 0=Update gain when gain register changes 1=Update gain on 1st zero cross after gain register write. 8 ALCSEL 0 ALC function select: 0=ALC off (PGA gain set by INPPGAVOL register bits) 1=ALC on (ALC controls PGA gain) R32 ALC control 1 LABEL DEFAULT DESCRIPTION Table 1 Input PGA Volume Control MIC 2 INPUT A second mic input circuit, MIC2 (Figure 7) is provided which consists of an amplifier which can be configured either as an inverting buffer for a single input signal or as a mixer/summer for multiple inputs with the use of external resistors. The circuit is enabled by the register bit MIC2EN. Figure 7 MIC2 Input Circuit The MIC2MODE register bit controls the input mode of operation: In buffer mode (MIC2MODE=0) the switch labelled MIC2SW in Figure 7 is open and the signal at the MIC2 pin will be buffered and inverted through the MIC2 circuit using only the internal components. w PD, Rev 4.5 ,September 2008 16 WM8510 Production Data In mixer mode (MIC2MODE=1) the on-chip input resistor is bypassed, this allows the user to sum in multiple inputs with the use of external resistors. When used in this mode there will be gain variations through this path from part to part due to the variation of the internal 20k resistors relative to the higher tolerance external resistors. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R1 Power management 1 6 MIC2EN 0 MIC2 input buffer enable 0 = OFF 1 = ON R44 Input control 3 MIC2MODE 0 0 = inverting buffer 1 = mixer (on-chip input resistor bypassed) Table 2 MIC2 Input Buffer Control INPUT BOOST The input BOOST circuit has 3 selectable inputs: the input microphone PGA output, the MIC2 amplifier output and the MICP input pin (when not using a differential microphone configuration). These three inputs can be mixed together and have individual gain boost/adjust as shown in Figure 8. Figure 8 Input Boost Stage The input PGA path can have a +20dB boost (PGABOOST=1) a 0dB pass through (PGABOOST=0) or be completely isolated from the input boost circuit (INPPGAMUTE=1). REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R45 Input PGA gain control 6 INPPGAMUTE 0 Mute control for input PGA: 0=Input PGA not muted, normal operation 1=Input PGA muted (and disconnected from the following input BOOST stage). R47 Input BOOST control 8 PGABOOST 1 0 = PGA output has +0dB gain through input BOOST stage. 1 = PGA output has +20dB gain through input BOOST stage. Table 3 Input BOOST Stage Control The MIC2 amplifier path to the BOOST stage is controlled by the MIC2_2BOOSTVOL[2:0] register bits. When MIC2_2BOOSTVOL=000 this path is completely disconnected from the BOOST stage. Settings 001 through to 111 control the gain in 3dB steps from -12dB to +6dB. w PD, Rev 4.5, September 2008 17 WM8510 Production Data The MICP path to the BOOST stage is controlled by the MICP2BOOSTVOL[2:0] register bits. When MICP2BOOSTVOL=000 this input pin is completely disconnected from the BOOST stage. Settings 001 through to 111 control the gain in 3dB steps from -12dB to +6dB. REGISTER ADDRESS R47 Input BOOST control BIT LABEL DEFAULT DESCRIPTION 2:0 MIC2_2BOOSTV OL 000 Controls the MIC2 amplifier to the input boost stage: 000=Path disabled (disconnected) 001=-12dB gain through boost stage 010=-9dB gain through boost stage ... 111=+6dB gain through boost stage 6:4 MICP2BOOSTVOL 000 Controls the MICP pin to the input boost stage (NB, when using this path set MICPZIUNPPGA=0): 000=Path disabled (disconnected) 001=-12dB gain through boost stage 010=-9dB gain through boost stage ... 111=+6dB gain through boost stage Table 4 Input BOOST Stage Control The BOOST stage is enabled under control of the BOOSTEN register bit. REGISTER ADDRESS R2 Power management 2 BIT LABEL 4 DEFAULT BOOSTEN 0 DESCRIPTION Input BOOST enable 0 = Boost stage OFF 1 = Boost stage ON Table 5 Input BOOST Enable Control MICROPHONE BIASING CIRCUIT The MICBIAS output provides a low noise reference voltage suitable for biasing electret type microphones and the associated external resistor biasing network. Refer to the Applications Information section for recommended external components. The MICBIAS voltage can be altered via the MBVSEL register bit. When MBVSEL=0, MICBIAS=0.9*AVDD and when MBVSEL=1, MICBIAS=0.75*AVDD. The output can be enabled or disabled using the MICBEN control bit. REGISTER ADDRESS R1 Power management 1 BIT 4 LABEL MICBEN DEFAULT 0 DESCRIPTION Microphone Bias Enable 0 = OFF (high impedance output) 1 = ON Table 6 Microphone Bias Enable REGISTER ADDRESS R44 Input Control BIT 8 LABEL MBVSEL DEFAULT 0 DESCRIPTION Microphone Bias Voltage Control 0 = 0.9 * AVDD 1 = 0.65 * AVDD Table 7 Microphone Bias Voltage Control The internal MICBIAS circuitry is shown in Figure 9. Note that the maximum source current capability for MICBIAS is 3mA. The external biasing resistors therefore must be large enough to limit the MICBIAS current to 3mA. w PD, Rev 4.5 ,September 2008 18 WM8510 Production Data VMID MB internal resistor internal resistor MBVSEL=0 MICBIAS = 1.8 x VMID = 0.9 X AVDD MBVSEL=1 MICBIAS = 1.3 x VMID = 0.65 X AVDD AGND Figure 9 Microphone Bias Schematic ANALOGUE TO DIGITAL CONVERTER (ADC) The WM8510 uses a multi-bit, oversampled sigma-delta ADC channel. The use of multi-bit feedback and high oversampling rates reduces the effects of jitter and high frequency noise. The ADC Full Scale input level is proportional to AVDD. With a 3.3V supply voltage, the full scale level is 1.0Vrms. Any voltage greater than full scale may overload the ADC and cause distortion. ADC DIGITAL FILTERS The ADC filters perform true 24 bit signal processing to convert the raw multi-bit oversampled data from the ADC to the correct sampling frequency to be output on the digital audio interface. The digital filter path is illustrated in Figure 10. Figure 10 ADC Digital Filter Path w PD, Rev 4.5, September 2008 19 WM8510 Production Data The ADC is enabled by the ADCEN register bit. REGISTER ADDRESS BIT R2 Power management 2 0 LABEL ADCEN DEFAULT 0 DESCRIPTION 0 = ADC disabled 1 = ADC enabled Table 8 ADC Enable The polarity of the output signal can also be changed under software control using the ADCPOL register bit. The oversampling rate of the ADC can be adjusted using the ADCOSR register bit. With ADCOSR=0 the oversample rate is 64x which gives lowest power operation and when ADCOSR=1 the oversample rate is 128x which gives best performance. REGISTER ADDRESS BIT R14 ADC Control LABEL DEFAULT DESCRIPTION 3 ADCOSR 0 ADC oversample rate select: 0=64x (lower power) 1=128x (best performance) 0 ADCPOL 0 0=normal 1=inverted Table 9 ADC Oversample Rate Select SELECTABLE HIGH PASS FILTER A selectable high pass filter is provided. To disable this filter set HPFEN=0. The filter has two modes controlled by HPFAPP. In Audio Mode (HPFAPP=0) the filter is first order, with a cut-off frequency of 3.7Hz. In Application Mode (HPFAPP=1) the filter is second order, with a cut-off frequency selectable via the HPFCUT register. The cut-off frequencies when HPFAPP=1 are shown in Table 11 REGISTER ADDRESS BIT R14 ADC Control LABEL DEFAULT DESCRIPTION 8 HPFEN 1 High Pass Filter Enable 0=disabled 1=enabled 7 HPFAPP 0 Select audio mode or application mode 0=Audio mode (1st order, fc = ~3.7Hz) 1=Application mode (2nd order, fc = HPFCUT) 6:4 HPFCUT 000 Application mode cut-off frequency See Table 11 for details. Table 10 ADC Filter Select FS (KHZ) HPFCUT SR=101/100 SR=011/010 SR=001/000 8 11.025 12 16 22.05 24 32 44.1 000 82 113 122 82 113 122 82 113 48 122 001 102 141 153 102 141 153 102 141 153 010 131 180 196 131 180 196 131 180 196 011 163 225 245 163 225 245 163 225 245 100 204 281 306 204 281 306 204 281 306 101 261 360 392 261 360 392 261 360 392 110 327 450 490 327 450 490 327 450 490 111 408 563 612 408 563 612 408 563 612 Table 11 High Pass Filter Cut-off Frequencies (HPFAPP=1) Note that the High Pass filter values (when HPFAPP=1) work on the basis that the SR register bits are set correctly for the actual sample rate as shown in Table 11. w PD, Rev 4.5 ,September 2008 20 WM8510 Production Data PROGRAMMABLE NOTCH FILTER A programmable notch filter is provided. This filter has a variable centre frequency and bandwidth, programmable via two coefficients, a0 and a1. These coefficients should be converted to 2's complement numbers to determine the register values. a0 and a1 are represented by the register bits NFA0[13:0] and NFA1[13:0]. Because these coefficient values require four register writes to setup there is an NFU (Notch Filter Update) flag which should be set only when all four registers are setup. REGISTER ADDRESS R27 Notch Filter 1 BIT LABEL DEFAULT DESCRIPTION 6:0 NFA0[13:7] 0 Notch Filter a0 coefficient, bits [13:7] 7 NFEN 0 Notch filter enable: 0=Disabled 1=Enabled 8 NFU 0 Notch filter update. The notch filter values used internally only update when one of the NFU bits is set high. R28 Notch Filter 2 6:0 NFA0[6:0] 0 Notch Filter a0 coefficient, bits [6:0] 8 NFU] 0 Notch filter update. The notch filter values used internally only update when one of the NFU bits is set high. R29 Notch Filter 3 6:0 NFA1[13:7] 0 Notch Filter a1 coefficient, bits [13:7] 8 NFU 0 Notch filter update. The notch filter values used internally only update when one of the NFU bits is set high. R30 Notch Filter 4 6:0 NFA1[6:0] 0 Notch Filter a1 coefficient, bits [6:0] 8 NFU 0 Notch filter update. The notch filter values used internally only update when one of the NFU bits is set high. Table 12 Notch Filter Function The coefficients are calculated as follows: a0 = 1 - tan( wb / 2) 1 + tan( wb / 2) a1 = -(1 + a0 ) cos(w0 ) Where: w0 = 2f c / f s wb = 2f b / f s fc = centre frequency in Hz, fb = -3dB bandwidth in Hz, fs = sample frequency in Hz The coefficients are calculated as follows: NFA0 = -a0 x 213 NFA1 = -a1 x 212 These values are then converted to 2's complement notation to determine the register values. NOTCH FILTER WORKED EXAMPLE The following example illustrates how to calculate the a0 and a1 coefficients for a desired centre frequency and -3dB bandwidth. fc = 1000 Hz w PD, Rev 4.5, September 2008 21 WM8510 Production Data fb = 100 Hz fs = 48000 Hz w 0 = 2fc / fs = 2 x (1000 / 48000) = 0.1308996939 rads w b = 2fb / fs = 2 x (100 / 48000) = 0.01308996939 rads a0 = 1 - tan( w b / 2) 1 + tan( w b / 2) = a1 = -(1 + a0 ) cos( w 0 ) 1 - tan(0.0130899693 9 / 2) 1 + tan( 0.0130899693 9 / 2) = 0.9869949627 = -(1 + 0.9869949627 ) cos(0.1308996939 ) = -1.969995945 NFn_A0 = -a0 x 213 = -8085 (rounded to nearest whole number) NFn_A1 = -a1 x 212 = 8069 (rounded to nearest whole number) These values are then converted to 2's complement: NFA0 = 14'h206B = 14'b10000001101011 NFA1 = 14'h1F85 = 14'b 01111110000101 w PD, Rev 4.5 ,September 2008 22 WM8510 Production Data DIGITAL ADC VOLUME CONTROL The output of the ADCs can be digitally attenuated over a range from -127dB to 0dB in 0.5dB steps. The gain for a given eight-bit code X is given by: Gain = 0.5 x (x-255) dB for 1 x 255, MUTE for x = 0 REGISTER ADDRESS BIT R15 ADC Digital Volume 7:0 LABEL ADCVOL [7:0] DEFAULT 11111111 ( 0dB ) DESCRIPTION ADC Digital Volume Control 0000 0000 = Digital Mute 0000 0001 = -127dB 0000 0010 = -126.5dB ... 0.5dB steps up to 1111 1111 = 0dB Table 13 ADC Volume INPUT LIMITER / AUTOMATIC LEVEL CONTROL (ALC) The WM8510 has an automatic PGA gain control circuit, which can function as an input peak limiter or as an automatic level control (ALC). The Automatic Level Control (ALC) provides continuous adjustment of the input PGA in response to the amplitude of the input signal. A digital peak detector monitors the input signal amplitude and compares it to a register defined threshold level (ALCLVL). If the signal is below the threshold, the ALC will increase the gain of the PGA at a rate set by ALCDCY. If the signal is above the threshold, the ALC will reduce the gain of the PGA at a rate set by ALCATK. The ALC has two modes selected by the ALCMODE register: normal mode and peak limiter mode. The ALC/limiter function is enabled by setting the register bit R32[8] ALCSEL. w REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R32 (20h) ALC Control 1 2:0 ALCMIN [2:0] 000 (-12dB) Set minimum gain of PGA 000 = -12dB 001 = -6dB 010 = 0dB 011 = +6dB 100 = +12dB 101 = +18dB 110 = +24dB 111 = +30dB 5:3 ALCMAX [2:0] 111 (+35.25dB) Set Maximum Gain of PGA 111 = +35.25dB 110 = +29.25dB 101 = +23.25dB 100 = +17.25dB 011 = +11.25dB 010 = +5.25dB 001 = -0.75dB 000 = -6.75dB 8 ALCSEL 0 ALC function select 0 = ALC disabled 1 = ALC enabled PD, Rev 4.5, September 2008 23 WM8510 w Production Data REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R33 (21h) ALC Control 2 3:0 ALCLVL [3:0] 1011 (-12dB) ALC target - sets signal level at ADC input 1111 = -6dBFS 1110 = -7.5dBFS 1101 = -9dBFS 1100 = -10.5dBFS 1011 = -12dBFS 1010 = -13.5dBFS 1001 = -15dBFS 1000 = -16.5dBFS 0111 = -18dBFS 0110 = -19.5dBFS 0101 = -21dBFS 0100 = -22.5dBFS 0011 = -24dBFS 0010 = -25.5dBFS 0001 = -27dBFS 0000 = -28.5dBFS 8 ALCZC 0 (zero cross off) ALC uses zero cross detection circuit. 0 = Disabled (recommended) 1 = Enabled It is recommended that zero cross is not used in conjunction with the ALC or Limiter functions 7:4 ALCHLD [3:0] 0000 (0ms) ALC hold time before gain is increased. 0000 = 0ms 0001 = 2.67ms 0010 = 5.33ms 0011 = 10.66ms 0100 = 21.32ms 0101 = 42.64ms 0110 = 85.28ms 0111 = 0.17s 1000 = 0.34s 1001 = 0.68s 1010 or higher = 1.36s PD, Rev 4.5 ,September 2008 24 WM8510 Production Data REGISTER ADDRESS BIT LABEL DEFAULT R34 (22h) ALC Control 3 8 ALCMODE 0 7:4 ALCDCY [3:0] 0011 (26ms/6dB) 0011 (5.8ms/6dB) 3:0 ALCATK [3:0] 0010 (3.3ms/6dB) 0010 (726us/6dB) DESCRIPTION Determines the ALC mode of operation: 0 = ALC mode (Normal Operation) 1 = Limiter mode. Decay (gain ramp-up) time (ALCMODE ==0) Per Per 90% of step 6dB range 0000 410us 3.38ms 23.6ms 0001 820us 6.56ms 47.2ms 0010 1.64ms 13.1ms 94.5ms ... (time doubles with every step) 420ms 3.36s 24.2s 1010 or higher Decay (gain ramp-up) time (ALCMODE ==1) Per Per 90% of step 6dB range 0000 90.8us 726us 5.23ms 0001 182us 1.45ms 10.5ms 0010 363us 2.91ms 20.9ms ... (time doubles with every step) 1010 93ms 744ms 5.36s ALC attack (gain ramp-down) time (ALCMODE == 0) Per Per 90% of step 6dB range 0000 104us 832us 6ms 0001 208us 1.66ms 12ms 0010 416us 3.33ms 24ms ... (time doubles with every step) 106ms 852ms 6.13s 1010 or higher ALC attack (gain ramp-down) time (ALCMODE == 1) Per Per 90% of step 6dB range 0000 22.7us 182.4us 1.31ms 0001 45.4us 363us 2.62ms 0010 90.8us 726us 5.23ms ... (time doubles with every step) 23.2ms 186ms 1.34s 1010 or higher Table 14 ALC Control Registers When the ALC is disabled, the input PGA remains at the last controlled value of the ALC. An input gain update must be made by writing to the INPPGAVOLL/R register bits. w PD, Rev 4.5, September 2008 25 WM8510 Production Data NORMAL MODE In normal mode, the ALC will attempt to maintain a constant signal level by increasing or decreasing the gain of the PGA. The following diagram shows an example of this. Figure 11 ALC Normal Mode Operation w PD, Rev 4.5 ,September 2008 26 WM8510 Production Data LIMITER MODE In limiter mode, the ALC will reduce peaks that go above the threshold level, but will not increase the PGA gain beyond the starting level. The starting level is the PGA gain setting when the ALC is enabled in limiter mode. If the ALC is started in limiter mode, this is the gain setting of the PGA at start-up. If the ALC is switched into limiter mode after running in ALC mode, the starting gain will be the gain at switchover. The diagram below shows an example of limiter mode. Figure 12 ALC Limiter Mode Operation ATTACK AND DECAY TIMES The attack and decay times set the update times for the PGA gain. The attack time is the time constant used when the gain is reducing. The decay time is the time constant used when the gain is increasing. In limiter mode, the time constants are faster than in ALC mode. The time constants are shown below in terms of a single gain step, a change of 6dB and a change of 90% of the PGAs gain range. Note that, these times will vary slightly depending on the sample rate used (specified by the SR register). w PD, Rev 4.5, September 2008 27 WM8510 Production Data NORMAL MODE ALCMODE = 0 (Normal Mode) ALCATK 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 t ATK 104s 208s 416s 832s 1.66ms 3.33ms 6.66ms 13.3ms 26.6ms 53.2ms 106ms Attack Time (s) t ATK6dB t ATK90% 832s 6ms 1.66ms 12ms 3.33ms 24ms 6.66ms 48ms 13.3ms 96ms 26.6ms 192ms 53.2ms 384ms 106ms 767ms 213.2ms 1.53s 426ms 3.07s 852ms 6.13s ALCMODE = 0 (Normal Mode) Decay Time (s) ALCDCY 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 t DCY 410s 820s 1.64ms 3.28ms 6.56ms 13.1ms 26.2ms 52.5ms 105ms 210ms 420ms t DCY 6dB 3.28ms 6.56ms 13.1ms 26.2ms 52.5ms 105ms 210ms 420ms 840ms 1.68s 3.36s t DCY 90% 23.6ms 47.2ms 94.5ms 189ms 378ms 756ms 1.51s 3.02s 6.05s 12.1s 24.2s Table 15 ALC Normal Mode (Attack and Decay times) w PD, Rev 4.5 ,September 2008 28 WM8510 Production Data LIMITER MODE ALCMODE = 1 (Limiter Mode) ALCATK 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 t ATKLIM 22.7s 45.4S 90.8S 182S 363S 726S 1.45ms 2.9ms 5.81ms 11.6ms 23.2ms Attack Time (s) t ATKLIM6dB t ATKLIM90% 182s 1.31ms 363s 2.62ms 726s 5.23ms 1.45ms 10.5ms 2.91ms 20.9ms 5.81ms 41.8ms 11.6ms 83.7ms 23.2ms 167ms 46.5ms 335ms 93ms 669ms 186ms 1.34s ALCMODE = 1 (Limiter Mode) ALCDCY 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 t DCY LIM 90.8s 182S 363S 726S 1.45ms 2.91ms 5.81ms 11.6ms 23.2ms 46.5ms 93ms Attack Time (s) t DCY LIM6dB t DCY LIM90% 726s 5.23ms 1.45ms 10.5ms 2.91ms 20.9ms 5.81ms 41.8ms 11.6ms 83.7ms 23.2ms 167ms 46.5ms 335ms 93ms 669ms 186ms 1.34s 372ms 2.68s 744ms 5.36s Table 16 ALC Limiter Mode (Attack and Decay times) w PD, Rev 4.5, September 2008 29 WM8510 Production Data MINIMUM AND MAXIMUM GAIN The ALCMIN and ALCMAX register bits set the minimum/maximum gain value that the PGA can be set to whilst under the control of the ALC. This has no effect on the PGA when ALC is not enabled. REGISTER ADDRESS R32 ALC Control 1 BIT LABEL DEFAULT DESCRIPTION 5:3 ALCMAX 111 Set Maximum Gain of PGA 2:0 ALCMIN 000 Set minimum gain of PGA Table 17 ALC Max/Min Gain In normal mode, ALCMAX sets the maximum boost which can be applied to the signal. In limiter mode, ALCMAX will normally have no effect (assuming the starting gain value is less than the maximum gain specified by ALCMAX) because the maximum gain is set at the starting gain level. ALCMIN sets the minimum gain value which can be applied to the signal. Figure 13 ALC Min/Max Gain ALCMAX 111 110 101 100 011 010 001 000 Maximum Gain (dB) 35.25 29.25 23.25 17.25 11.25 5.25 -0.75 -6.75 Table 18 ALC Max Gain Values w PD, Rev 4.5 ,September 2008 30 WM8510 Production Data ALCMIN 000 001 010 011 100 101 110 111 Minimum Gain (dB) -12 -6 0 6 12 18 24 30 Table 19 ALC Min Gain Values Note that if the ALC gain setting strays outside the ALC operating range, either by starting the ALC outside of the range or changing the ALCMAX or ALCMIN settings during operation, the ALC will immediately adjust the gain to return to the ALC operating range. It is recommended that the ALC starting gain is set between the ALCMAX and ALCMIN limits. ALC HOLD TIME (NORMAL MODE ONLY) In Normal mode, the ALC has an adjustable hold time which sets a time delay before the ALC begins its decay phase (gain increasing). The hold time is set by the ALCHLD register. REGISTER ADDRESS BIT R33 ALC Control 2 7:4 LABEL ALCHLD DEFAULT 0000 DESCRIPTION ALC hold time before gain is increased. Table 20 ALC Hold Time If the hold time is exceeded this indicates that the signal has reached a new average level and the ALC will increase the gain to adjust for that new average level. If the signal goes above the threshold during the hold period, the hold phase is abandoned and the ALC returns to normal operation. w PD, Rev 4.5, September 2008 31 WM8510 Production Data Figure 14 ALCLVL w PD, Rev 4.5 ,September 2008 32 WM8510 Production Data Input Signal tHOLD PGA Gain Output of PGA ALCLVL Figure 15 ALC Hold Time ALCHLD 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 t HOLD (s) 0 2.67ms 5.34ms 10.7ms 21.4ms 42.7ms 85.4ms 171ms 342ms 684ms 1.37s Table 21 ALC Hold Time Values w PD, Rev 4.5, September 2008 33 WM8510 Production Data PEAK LIMITER To prevent clipping when a large signal occurs just after a period of quiet, the ALC circuit includes a limiter function. If the ADC input signal exceeds 87.5% of full scale (-1.16dB), the PGA gain is ramped down at the maximum attack rate (as when ALCATK = 0000), until the signal level falls below 87.5% of full scale. This function is automatically enabled whenever the ALC is enabled. Note: If ALCATK = 0000, then the limiter makes no difference to the operation of the ALC. It is designed to prevent clipping when long attack times are used. NOISE GATE (NORMAL MODE ONLY) When the signal is very quiet and consists mainly of noise, the ALC function may cause "noise pumping", i.e. loud hissing noise during silence periods. The WM8510 has a noise gate function that prevents noise pumping by comparing the signal level at the input pins against a noise gate threshold, NGTH. The noise gate cuts in when: Signal level at ADC [dBFS] < NGTH [dBFS] + PGA gain [dB] + Mic Boost gain [dB] This is equivalent to: Signal level at input pin [dBFS] < NGTH [dBFS] The PGA gain is then held constant (preventing it from ramping up as it normally would when the signal is quiet). The table below summarises the noise gate control register. The NGTH control bits set the noise gate threshold with respect to the ADC full-scale range. The threshold is adjusted in 6dB steps. Levels at the extremes of the range may cause inappropriate operation, so care should be taken with set-up of the function. The noise gate only operates in conjunction with the ALC and cannot be used in limiter mode. REGISTER ADDRESS BIT R35 (23h) ALC Noise Gate Control 2:0 3 LABEL DEFAULT DESCRIPTION NGTH 000 Noise gate threshold: 000 = -39dB 001 = -45dB 010 = -51db 011 = -57dB 100 = -63dB 101 = -69dB 110 = -75dB 111 = -81dB NGATEN 0 Noise gate function enable 1 = enable 0 = disable Table 22 ALC Noise Gate Control The diagrams below show the response of the system to the same signal with and without noise gate. w PD, Rev 4.5 ,September 2008 34 Production Data WM8510 Figure 16 ALC Operation Above Noise Gate Threshold w PD, Rev 4.5, September 2008 35 WM8510 Production Data Figure 17 Noise Gate Operation OUTPUT SIGNAL PATH The WM8510 output signal paths consist of digital application filters, up-sampling filters, a Hi-Fi DAC, analogue mixers, speaker and mono output drivers. The digital filters and DAC are enabled by bit DACEN. The mixers and output drivers can be separately enabled by individual control bits (see Analogue Outputs). Thus it is possible to utilise the analogue mixing and amplification provided by the WM8510, irrespective of whether the DACs are running or not. The WM8510 DAC receives digital input data on the DACDAT pin. The digital filter block processes the data to provide the following functions: * Digital volume control * A digital peak limiter * Sigma-Delta Modulation The high performance sigma-delta audio DAC converts the digital data into an analogue signal. w PD, Rev 4.5 ,September 2008 36 WM8510 Production Data Figure 18 DAC Digital Filter Path The analogue output from the DAC can then be mixed with the MIC2 analogue input and the ADC analogue input. The mix is fed to the output drivers, SPKOUTP/N, and MONOOUT. MONOOUT: can drive a 16 or 32 headphone or line output or can be a buffered version of VMID (When MONOMUTE=1). SPKOUTP/N: can drive a 16 or 32 stereo headphone or stereo line output, or an 8 BTL mono speaker. DIGITAL HI-FI DAC VOLUME CONTROL The signal volume from each Hi-Fi DAC can be controlled digitally. The gain and attenuation range is -127dB to 0dB in 0.5dB steps. The level of attenuation for an eight-bit code X is given by: 0.5 x (X-255) dB for 1 X 255; REGISTER ADDRESS R11 DAC Digital Volume BIT MUTE for X = 0 LABEL 7:0 DEFAULT DACVOL [7:0] DESCRIPTION 11111111 ( 0dB ) DAC Digital Volume Control 0000 0000 = Unused 0000 0001 = -127dB = mute 0000 0010 = -126.5dB ... 0.5dB steps up to 1111 1111 = 0dB Table 23 DAC Volume HI-FI DIGITAL TO ANALOGUE CONVERTER (DAC) Digital `de-emphasis' can be applied to the audio data if necessary. De-emphasis filtering is available for sample rates of 48kHz, 44.1kHz and 32kHz. REGISTER ADDRESS R10 DAC Control BIT 5:4 LABEL DEFAULT DEEMPH 00 DESCRIPTION De-Emphasis Control 00 = No de-emphasis 01 = 32kHz sample rate 10 = 44.1kHz sample rate 11 = 48kHz sample rate Table 24 De-Emphasis The DAC is enabled by the DACEN register bit. REGISTER ADDRESS R3 Power Management 3 BIT 0 LABEL DACEN DEFAULT 0 DESCRIPTION DAC enable 0 = DAC disabled 1 = DAC enabled Table 25 DAC Enable w PD, Rev 4.5, September 2008 37 WM8510 Production Data The WM8510 also has a Soft Mute function, which gradually attenuates the volume of the digital signal to zero. When removed, the gain will ramp back up to the digital gain setting. This function is enabled by default. To play back an audio signal, it must first be disabled by setting the DACMU bit to zero. REGISTER ADDRESS R10 DAC Control BIT 6 LABEL DACMU DEFAULT 0 DESCRIPTION DAC soft mute enable 0 = DACMU disabled 1 = DACMU enabled Table 26 DAC Control Register The digital audio data is converted to oversampled bit streams in the on-chip, true 24-bit digital interpolation filters. The bitstream data enters a multi-bit, sigma-delta DAC, which converts it to a high quality analogue audio signal. The multi-bit DAC architecture reduces high frequency noise and sensitivity to clock jitter. The DAC output defaults to non-inverted. Setting DACPOL will invert the DAC output phase. AUTOMUTE The DAC has an automute function which applies an analogue mute when 1024 consecutive zeros are detected. The mute is release as soon as a non-zero sample is detected. Automute can be disabled using the AMUTE control bit. REGISTER ADDRESS R10 DAC Control BIT 2 LABEL AMUTE DEFAULT 0 DESCRIPTION DAC auto mute enable 0 = auto mute disabled 1 = auto mute enabled Table 27 DAC Auto Mute Control Register DAC OUTPUT LIMITER The WM8510 has a digital output limiter function. The operation of this is shown in Figure 19. In this diagram the upper graph shows the envelope of the input/output signals and the lower graph shows the gain characteristic. Figure 19 DAC Digital Limiter Operation w PD, Rev 4.5 ,September 2008 38 WM8510 Production Data The limiter has a programmable upper threshold which is close to 0dB. Referring to Table 30, in normal operation (LIMBOOST=000 => limit only) signals below this threshold are unaffected by the limiter. Signals above the upper threshold are attenuated at a specific attack rate (set by the LIMATK register bits) until the signal falls below the threshold. The limiter also has a lower threshold 1dB below the upper threshold. When the signal falls below the lower threshold the signal is amplified at a specific decay rate (controlled by LIMDCY register bits) until a gain of 0dB is reached. Both threshold levels are controlled by the LIMLVL register bits. The upper threshold is 0.5dB above the value programmed by LIMLVL and the lower threshold is 0.5dB below the LIMLVL value. VOLUME BOOST The limiter has programmable upper gain which boosts signals below the threshold to compress the dynamic range of the signal and increase its perceived loudness. This operates as an ALC function with limited boost capability. The volume boost is from 0dB to +12dB in 1dB steps, controlled by the LIMBOOST register bits. The output limiter volume boost can also be used as a stand alone digital gain boost when the limiter is disabled. w PD, Rev 4.5, September 2008 39 WM8510 Production Data REGISTER ADDRESS R24 DAC digital limiter control 1 R25 DAC digital limiter control 2 BIT LABEL DEFAULT DESCRIPTION 3:0 LIMATK 0010 Limiter Attack time (per 6dB gain change) for 44.1kHz sampling. Note that these will scale with sample rate. 0000=94us 0001=188s 0010=375us 0011=750us 0100=1.5ms 0101=3ms 0110=6ms 0111=12ms 1000=24ms 1001=48ms 1010=96ms 1011 to 1111=192ms 7:4 LIMDCY 0011 Limiter Decay time (per 6dB gain change) for 44.1kHz sampling. Note that these will scale with sample rate: 0000=750us 0001=1.5ms 0010=3ms 0011=6ms 0100=12ms 0101=24ms 0110=48ms 0111=96ms 1000=192ms 1001=384ms 1010=768ms 1011 to 1111=1.536s 8 LIMEN 0 Enable the DAC digital limiter: 0=disabled 1=enabled 3:0 LIMBOOST 0000 Limiter volume boost (can be used as a stand alone volume boost when LIMEN=0): 0000=0dB 0001=+1dB 0010=+2dB ... (1dB steps) 1011=+11dB 1100=+12dB 1101 to 1111=reserved 6:4 LIMLVL 000 Programmable signal threshold level (determines level at which the limiter starts to operate) 000=-1dB 001=-2dB 010=-3dB 011=-4dB 100=-5dB 101 to 111=-6dB Table 28 DAC Digital Limiter Control w PD, Rev 4.5 ,September 2008 40 WM8510 Production Data ANALOGUE OUTPUTS The WM8510 has a single MONO output and two outputs SPKOUTP and SPOUTN for driving a mono BTL speaker. These analogue output stages are supplied from SPKVDD and are capable of driving up to 1.5V rms signals (equivalent to 3V rms into a bridge tied speaker) as shown in Figure 20. Figure 20 Speaker and Mono Analogue Outputs The Mono and speaker outputs have output driving stages which can be controlled by the register bits MONOBOOST and SPKBOOST respectively. Each output stage has a selectable gain boost of 1.5x. When this boost is enabled the output DC level is also level shifted (from AVDD/2 to 1.5xAVDD/2) to prevent the signal from clipping. A dedicated amplifier, as shown in Figure 20, is used to perform the DC level shift operation. This buffer must be enabled using the BUFDCOPEN register bit for this operating mode. It should also be noted that if SPKVDD is not equal to or greater than 1.5xAVDD this boost mode may result in signals clipping. Table 30 summarises the effect of the SPKBOOST/MONOBOOST control bits. w PD, Rev 4.5, September 2008 41 WM8510 Production Data REGISTER ADDRESS R49 Output control R1 Power management 1 BIT LABEL DEFAULT DESCRIPTION 2 SPKBOOST 0 Speaker output boost stage control (see Table 30 for details) 0=No boost (outputs are inverting buffers) 1 = 1.5x gain boost 3 MONOBOOST 0 Mono output boost stage control (see Table 30 for details) 0=No boost (output is inverting buffer) 1=1.5x gain boost 8 BUFDCOPEN 0 Dedicated buffer for DC level shifting output stages when in 1.5x gain boost configuration. 0=Buffer disabled 1=Buffer enabled (required for 1.5x gain boost) Table 29 Output Boost Control SPKBOOST/ MONOBOOST OUTPUT STAGE GAIN OUTPUT DC LEVEL OUTPUT STAGE CONFIGURATION 0 1x AVDD/2 Inverting 1 1.5x 1.5xAVDD/2 Non-inverting Table 30 Output Boost Stage Details SPKOUTP/SPKOUTN OUTPUTS The SPKOUT pins can drive a single bridge tied 8 speaker or two headphone loads of 16 or 32 or a line output (see Headphone Output and Line Output sections, respectively). The signal to be output on SKPKOUT comes from the Speaker Mixer circuit and can be any combination of the DAC output, the Bypass path (output of the boost stage) and the MIC2 input. The Bypass path has the option of 0dB or -10dB attenuation, selected by the SPKATTN register bit. The SPKOUTP/N volume is controlled by the SPKVOL register bits. Note that gains over 0dB may cause clipping if the signal is large. The SPKMUTE register bit causes the speaker outputs to be muted (the output DC level is driven out). The output pins remains at the same DC level (VMIDOP), so that no click noise is produced when muting or un-muting. The SPKOUTN pin always drives out an inverted version of the SPKOUTP signal. REGISTER ADDRESS R50 Speaker mixer control R40 Bypass path attenuation control BIT LABEL DEFAULT DESCRIPTION 0 DAC2SPK 1 Output of DAC to speaker mixer input 0 = not selected 1 = selected 1 BYP2SPK 0 Bypass path (output of input boost stage) to speaker mixer input 0 = not selected 1 = selected 5 MIC2_2SPK 0 Output of MIC2 amplifier to speaker mixer input 0 = not selected 1 = selected 1 SPKATTN 0 Attenuation control for bypass path (output of input boost stage) to speaker mixer input 0 = 0dB 1 = -10dB Table 31 Speaker Mixer Control w PD, Rev 4.5 ,September 2008 42 WM8510 Production Data REGISTER ADDRESS R54 Speaker volume control BIT LABEL DEFAULT DESCRIPTION 7 SPKZC 0 Speaker Volume control enable: 1 = Change gain on zero cross only 0 = Change gain immediately 6 SPKMUTE 0 Speaker output mute enable 0=Speaker output enabled 1=Speaker output muted (VMIDOP) 5:0 SPKVOL [5:0] 111001 (0dB) Speaker Volume Adjust 111111 = +6dB 111110 = +5dB ... (1.0 dB steps) 111001=0dB ... 000000=-57dB Table 32 SPKOUT Volume Control ZERO CROSS TIMEOUT A zero-cross timeout function is also provided so that if zero cross is enabled on the input or output PGAs the gain will automatically update after a timeout period if a zero cross has not occurred. This is enabled by setting SLOWCLKEN. The timeout period is dependent on the clock input to the digital and is equal to 221 * input clock period. REGISTER ADDRESS R7 Additional control BIT LABEL 0 SLOWCLKEN DEFAULT 0 DESCRIPTION Slow clock enable. Used for both the jack insert detect debounce circuit and the zero cross timeout. 0 = slow clock disabled 1 = slow clock enabled Table 33 Timeout Clock Enable Control MONO MIXER AND OUTPUT The MONOOUT pin can drive a 16 or 32 headphone or a line output or be used as a DC reference for a headphone output (see Headphone Output section). It can be selected to drive out any combination of DAC, Bypass (output of input BOOST stage) and MIC2. The Bypass path has the option of 0dB or -10dB attenuation, selected by the MONOATTN register bit. This output is enabled by setting bit MONOEN. REGISTER ADDRESS R40 Attenuation Control BIT LABEL DEFAULT DESCRIPTION 1 SPKATTN 0 0=off 1=-10dB 2 MONOATTN 0 0=off 1=-10dB Table 34 Sidetone Attenuation Control w PD, Rev 4.5, September 2008 43 WM8510 Production Data REGISTER ADDRESS R56 Mono mixer control R40 Bypass path attenuation control BIT LABEL DEFAULT DESCRIPTION 0 DAC2MONO 1 Output of DAC to mono mixer input 0 = not selected 1 = selected 1 BYP2MONO 0 Bypass path (output of input boost stage) to mono mixer input 0 = non selected 1 = selected 2 MIC2_2MONO 0 Output of MIC2 amplifier to mono mixer input: 0 = not selected 1 = selected 6 MONOMUTE 0 0=No mute 1=Output muted. During mute the mono output will output VMID which can be used as a DC reference for a headphone out. 2 MONOATTN 0 Attenuation control for bypass path (output of input boost stage) to mono mixer input 0 = 0dB 1 = -10dB Table 35 Mono Mixer Control ENABLING THE OUTPUTS Each analogue output of the WM8510 can be separately enabled or disabled. The analogue mixer associated with each output has a separate enable. All outputs are disabled by default. To save power, unused parts of the WM8510 should remain disabled. Outputs can be enabled at any time, but it is not recommended to do so when BUFIO is disabled (BUFIOEN=0), as this may cause pop noise (see "Power Management" and "Applications Information" sections). REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R1 Power management 1 2 BUFIOEN 0 Unused input/output tie off buffer enable 8 BUFDCOPEN 0 Output stage 1.5xAVDD/2 driver enable 3 BIASEN 0 Analogue amplifiers bias enable R3 Power management 3 2 SPKMIXEN 0 Speaker Mixer enable 3 MONOMIXEN 0 Mono mixer enable 5 SPKPEN 0 SPKOUTP enable 6 SPKNEN 0 SPKOUTN enable 7 MONOEN 0 MONOOUT enable Note: All "Enable" bits are 1 = ON, 0 = OFF Table 36 Output Stages Power Management Control UNUSED ANALOGUE INPUTS/OUTPUTS Whenever an analogue input/output is disabled, it remains connected to a voltage source (either AVDD/2 or 1.5xAVDD/2 as appropriate) through a resistor. This helps to prevent pop noise when the output is re-enabled. The resistance between the voltage buffer and the output pins can be controlled using the VROI control bit. The default impedance is low, so that any capacitors on the outputs can charge up quickly at start-up. If a high impedance is desired for disabled outputs, VROI can then be set to 1, increasing the resistance to about 30k. w PD, Rev 4.5 ,September 2008 44 WM8510 Production Data REGISTER ADDRESS R49 BIT LABEL 0 DEFAULT VROI 0 DESCRIPTION VREF (AVDD/2 or 1.5xAVDD/2) to analogue output resistance 0: approx 1k 1: approx 30 k Table 37 Disabled Outputs to VREF Resistance A dedicated buffer is available for tying off unused analogue I/O pins as shown in Figure 21. This buffer can be enabled using the BUFIOEN register bit. If the SPKBOOST or MONOBOOST bits are set then the relevant outputs will be tied to the output of the DC level shift buffer at 1.5xAVDD/2 when disabled. Table 38 summarises the tie-off options for the speaker and mono output pins. Figure 21 Unused Input/Output Pin Tie-off Buffers MONOEN/ SPKN/PEN MONOBOOST/ SPKBOOST VROI OUTPUT CONFIGURATION 0 0 0 1k tieoff to AVDD/2 0 0 1 30k tieoff to AVDD/2 0 1 0 1k tieoff to 1.5xAVDD/2 0 1 1 30k tieoff to 1.5xAVDD/2 1 0 X Output enabled (DC level=AVDD/2) 1 1 X Output enabled (DC level=1.5xAVDD/2) Table 38 Unused Output Pin Tie-off Options w PD, Rev 4.5, September 2008 45 WM8510 Production Data OUTPUT SWITCH When the device is configured with a 2-wire interface the CSB/GPIO pin can be used as a switch control input to automatically disable the speaker outputs and enable the mono output. For example when a line is plugged into a jack socket. In this mode, enabled by setting GPIOSEL=001, pin CSB/GPIO switches between mono and speaker outputs (e.g. when pin 12 is connected to a mechanical switch in the headphone socket to detect plug-in). The GPIOPOL bit reverses the polarity of the CSB/GPIO input pin. Note that the speaker outputs and the mono output must be enabled for this function to work (see Table 39). The CSB/GPIO pin has an internal de-bounce circuit when in this mode in order to prevent the output enables from toggling multiple times due to input glitches. This debounce circuit is clocked from a slow clock with period 221 x MCLK, enabled using the SLOWCLKEN register bit. GPIOPOL CSB/GPIO MONOEN SPKNEN/ SPKPEN SPEAKER ENABLED MONO OUTPUT ENABLED 0 0 X 0 No No 0 0 X 1 No Yes 0 1 0 X No No 0 1 1 X Yes No 1 0 X 0 No No 1 0 X 1 No Yes 1 1 0 X No No 1 1 1 X Yes No Table 39 Output Switch Operation (GPIOSEL=001) THERMAL SHUTDOWN The speaker outputs can drive very large currents. To protect the WM8510 from overheating a thermal shutdown circuit is included. The thermal shutdown can be configured to produce an interrupt o when the device temperature reaches approximately 125 C. See the General Purpose Input/Output section for details. REGISTER ADDRESS R49 Output control BIT 1 LABEL TSDEN DEFAULT 1 DESCRIPTION Thermal Shutdown Enable 0 : thermal shutdown disabled 1 : thermal shutdown enabled Table 40 Thermal Shutdown SPEAKER OUTPUT SPKOUTP/N can differentially drive a mono 8 Bridge Tied Load (BTL) speaker as shown below. Figure 22 Speaker Output Connection w PD, Rev 4.5 ,September 2008 46 WM8510 Production Data HEADPHONE OUTPUT The speaker outputs can drive a 16 or 32 headphone load, either through DC blocking capacitors, or DC coupled without any capacitor. Headphone Output using DC Blocking Capacitors: DC Coupled Headphone Output: Figure 23 Recommended Headphone Output Configurations When DC blocking capacitors are used, then their capacitance and the load resistance together determine the lower cut-off frequency, fc. Increasing the capacitance lowers fc, improving the bass response. Smaller capacitance values will diminish the bass response. Assuming a 16 load and C1, C2 = 220F: fc = 1 / 2 RLC1 = 1 / (2 x 16 x 220F) = 45 Hz In the DC coupled configuration, the headphone "ground" is connected to the MONOOUT pin. The MONOOUT pin can be configured as a DC output driver by setting the MONOMUTE register bit. The DC voltage on MONOOUT in this configuration is equal to the DC offset on the SPKOUTP and SPKOUTN pins therefore no DC blocking capacitors are required. This saves space and material cost in portable applications. It is recommended to connect the DC coupled outputs only to headphones, and not to the line input of another device. Although the built-in short circuit protection will prevent any damage to the headphone outputs, such a connection may be noisy, and may not function properly if the other device is grounded. MONO OUTPUT The mono output, can be used as a line output, a headphone output or as a pseudo ground for capless driving of loads by SPKOUT. Recommended external components are shown below. Figure 24 Recommended Circuit for Line Output The DC blocking capacitors and the load resistance together determine the lower cut-off frequency, fc. Assuming a 10 k load and C1 = 1F: fc = 1 / 2 (RL+R1) C1 = 1 / (2 x 10.1k x 1F) = 16 Hz Increasing the capacitance lowers fc, improving the bass response. Smaller values of C1 will diminish the bass response. The function of R1 is to protect the line outputs from damage when used improperly. w PD, Rev 4.5, September 2008 47 WM8510 Production Data DIGITAL AUDIO INTERFACES The audio interface has four pins: * * * * ADCDAT: ADC data output DACDAT: DAC data input FRAME: Data alignment clock BCLK: Bit clock, for synchronisation The clock signals BCLK, and FRAME can be outputs when the WM8510 operates as a master, or inputs when it is a slave (see Master and Slave Mode Operation, below). Five different audio data formats are supported: * * * * Left justified Right justified I 2S DSP mode A All of these modes are MSB first. They are described in Audio Data Formats, below. Refer to the Electrical Characteristic section for timing information. MASTER AND SLAVE MODE OPERATION The WM8510 audio interface may be configured as either master or slave. As a master interface device the WM8510 generates BCLK and FRAME and thus controls sequencing of the data transfer on ADCDAT and DACDAT. To set the device to master mode register bit MS should be set high. In slave mode (MS=0), the WM8510 responds with data to clocks it receives over the digital audio interfaces. AUDIO DATA FORMATS In Left Justified mode, the MSB is available on the first rising edge of BCLK following an FRAME transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles before each FRAME transition. Figure 25 Left Justified Audio Interface (assuming n-bit word length) In Right Justified mode, the LSB is available on the last rising edge of BCLK before a FRAME transition. All other bits are transmitted before (MSB first). Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles after each FRAME transition. w PD, Rev 4.5 ,September 2008 48 WM8510 Production Data Figure 26 Right Justified Audio Interface (assuming n-bit word length) In I2S mode, the MSB is available on the second rising edge of BCLK following a FRAME transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next. Figure 27 I2S Audio Interface (assuming n-bit word length) In DSP/PCM mode, the left channel MSB is available on the 2nd (mode A) rising edge of BCLK (selectable by FRAMEP) following a rising edge of FRAME. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample. Figure 28 DSP/PCM Mode Audio Interface (mode A) When using ADCLRSWAP = 1 or DACLRSWAP = 1 in DSP/PCM mode, the data will appear in the Right Phase of the FRAME, which will be 16/20/24/32 bits after the FRAME pulse. w PD, Rev 4.5, September 2008 49 WM8510 Production Data REGISTER ADDRESS R4 Audio interface control BIT LABEL DEFAULT DESCRIPTION 1 ADCLRSWAP 0 Controls whether ADC data appears in `right' or `left' phases of FRAME clock: 0=ADC data appear in `left' phase of FRAME 1=ADC data appears in `right' phase of FRAME 2 DACLRSWAP 0 Controls whether DAC data appears in `right' or `left' phases of FRAME clock: 0=DAC data appear in `left' phase of FRAME 1=DAC data appears in `right' phase of FRAME 4:3 FMT 10 Audio interface Data Format Select: 00=Right Justified 01=Left Justified 10=I2S format 11= DSP/PCM mode 6:5 WL 10 Word length 00=16 bits 01=20 bits 10=24 bits 11=32 bits (see note) 7 FRAMEP 0 Frame clock polarity 0=normal 1=inverted 8 BCP 0 BCLK polarity 0=normal 1=inverted Table 41 Audio Interface Control AUDIO INTERFACE CONTROL The register bits controlling audio format, word length and master / slave mode are summarised below. Each audio interface can be controlled individually. Register bit MS selects audio interface operation in master or slave mode. In Master mode BCLK, and FRAME are outputs. The frequency of BCLK and FRAME in master mode are controlled with BCLKDIV. These are divided down versions of master clock. This may result in short BCLK pulses at the end of a frame if there is a non-integer ratio of BCLKs to FRAME clocks. w PD, Rev 4.5 ,September 2008 50 WM8510 Production Data REGISTER ADDRESS R6 Clock generation control BIT LABEL DEFAULT DESCRIPTION 0 MS 0 Sets the chip to be master over FRAME and BCLK 0=BCLK and FRAME clock are inputs 1=BCLK and FRAME clock are outputs generated by the WM8510 (MASTER) 4:2 BCLKDIV 000 Configures the BCLK and FRAME output frequency, for use when the chip is master over BCLK. 000=divide by 1 (BCLK=MCLK) 001=divide by 2 (BCLK=MCLK/2) 010=divide by 4 011=divide by 8 100=divide by 16 101=divide by 32 110=reserved 111=reserved 7:5 MCLKDIV 010 Sets the scaling for either the MCLK or PLL clock output (under control of CLKSEL) 000=divide by 1 001=divide by 1.5 010=divide by 2 011=divide by 3 100=divide by 4 101=divide by 6 110=divide by 8 111=divide by 12 8 CLKSEL 1 Controls the source of the clock for all internal operation: 0=MCLK 1=PLL output Table 42 Clock Control LOOPBACK Setting the LOOPBACK register bit enables digital loopback. When this bit is set the output data from the ADC audio interface is fed directly into the DAC data input. COMPANDING The WM8510 supports A-law and -law companding on both transmit (ADC) and receive (DAC) sides. Companding can be enabled on the DAC or ADC audio interfaces by writing the appropriate value to the DAC_COMP or ADC_COMP register bits respectively. w PD, Rev 4.5, September 2008 51 WM8510 Production Data REGISTER ADDRESS R5 Companding control BIT LABEL DEFAULT DESCRIPTION 0 LOOPBACK 0 Digital loopback function 0=No loopback 1=Loopback enabled, ADC data output is fed directly into DAC data input. 2:1 ADC_COMP 0 ADC companding 00=off 01=reserved 10=-law 11=A-law 4:3 DAC_COMP 0 DAC companding 00=off 01=reserved 10=-law 11=A-law Table 43 Companding Control Companding involves using a piecewise linear approximation of the following equations (as set out by ITU-T G.711 standard) for data compression: -law (where =255 for the U.S. and Japan): F(x) = ln( 1 + |x|) / ln( 1 + ) -1 x 1 A-law (where A=87.6 for Europe): F(x) = A|x| / ( 1 + lnA) } for x 1/A F(x) = ( 1 + lnA|x|) / (1 + lnA) } for 1/A x 1 The companded data is also inverted as recommended by the G.711 standard (all 8 bits are inverted for -law, all even data bits are inverted for A-law). The data will be transmitted as the first 8 MSB's of data. Companding converts 13 bits (-law) or 12 bits (A-law) to 8 bits using non-linear quantization. The input data range is separated into 8 levels, allowing low amplitude signals better precision than that of high amplitude signals. This is to exploit the operation of the human auditory system, where louder sounds do not require as much resolution as quieter sounds. The companded signal is an 8bit word containing sign (1-bit), exponent (3-bits) and mantissa (4-bits). BIT7 BIT[6:4] BIT[3:0] SIGN EXPONENT MANTISSA Table 44 8-bit Companded Word Composition w PD, Rev 4.5 ,September 2008 52 WM8510 Production Data u-law Companding 1 120 0.9 Companded Output 0.7 80 0.6 0.5 60 0.4 40 0.3 Normalised Output 0.8 100 0.2 20 0.1 0 0 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 Normalised Input Figure 29 u-Law Companding A-law Companding 1 120 0.9 Companded Output 0.7 80 0.6 0.5 60 0.4 40 0.3 Normalised Output 0.8 100 0.2 20 0.1 0 0 0 0.2 0.4 0.6 0.8 1 Normalised Input Figure 30 A-Law Companding AUDIO SAMPLE RATES The WM8510 sample rates for the ADC and the DAC are set using the SR register bits. The cutoffs for the digital filters and the ALC attack/decay times stated are determined using these values and assume a 256fs master clock rate. If a sample rate that is not explicitly supported by the SR register settings is required then the closest SR value to that sample rate should be chosen, the filter characteristics and the ALC attack, decay and hold times will scale appropriately. w PD, Rev 4.5, September 2008 53 WM8510 Production Data REGISTER ADDRESS R7 Additional control BIT LABEL 3:1 SR DEFAULT 000 DESCRIPTION Approximate sample rate (configures the coefficients for the internal digital filters): 000=48kHz 001=32kHz 010=24kHz 011=16kHz 100=12kHz 101=8kHz 110-111=reserved Table 45 Sample Rate Control MASTER CLOCK AND PHASE LOCKED LOOP (PLL) The WM8510 has an on-chip phase-locked loop (PLL) circuit that can be used to: Generate master clocks for the WM8510 audio functions from another external clock, e.g. in telecoms applications. Generate and output (on pin CSB/GPIO) a clock for another part of the system that is derived from an existing audio master clock. Figure 31 shows the PLL and internal clocking arrangement on the WM8510. The PLL can be enabled or disabled by the PLLEN register bit. Note: In order to minimise current consumption, the PLL is disabled when the VMIDSEL[1:0] bits are set to 00b. VMIDSEL[1:0] must be set to a value other than 00b to enable the PLL. REGISTER ADDRESS R1 Power management 1 BIT 5 LABEL PLLEN DEFAULT 0 DESCRIPTION PLL enable 0=PLL off 1=PLL on Table 46 PLLEN Control Bit Figure 31 PLL and Clock Select Circuit w PD, Rev 4.5 ,September 2008 54 WM8510 Production Data The PLL frequency ratio R = f2/f1 (see Figure 31) can be set using the register bits PLLK and PLLN: PLLN = int R PLLK = int (224 (R-PLLN)) EXAMPLE: MCLK=12MHz, required clock = 12.288MHz. R should be chosen to ensure 5 < PLLN < 13. There is a fixed divide by 4 in the PLL and a selectable divide by N after the PLL which should be set to divide by 2 to meet this requirement. Enabling the divide by 2 sets the required f2 = 4 x 2 x 12.288MHz = 98.304MHz. R = 98.304 / 12 = 8.192 PLLN = int R = 8 k = int ( 224 x (8.192 - 8)) = 3221225 = 3126E9h REGISTER ADDRESS R36 PLL N value BIT LABEL DEFAULT DESCRIPTION 4 PLLPRESCALE 0 0 = MCLK input not divided (default) 1= Divide MCLK by 2 before input to PLL 3:0 PLLN 1000 Integer (N) part of PLL input/output frequency ratio. Use values greater than 5 and less than 13. R37 PLL K value 1 5:0 PLLK [23:18] 0Ch R38 PLL K Value 2 8:0 PLLK [17:9] 093h Fractional (K) part of PLL1 input/output frequency ratio (treat as one 24-digit binary number). R39 PLL K Value 3 8:0 PLLK [8:0] 0E9h Table 47 PLL Frequency Ratio Control The PLL performs best when f2 is around 90MHz. Its stability peaks at N=8. Some example settings are shown in Table 48. MCLK (MHz) (F1) DESIRED OUTPUT (MHz) F2 (MHz) 12 11.2896 90.3168 12 12.288 98.304 13 11.2896 90.3168 PRESCALE DIVIDE POSTSCALE DIVIDE R N (Hex) K (Hex) 1 2 1 2 7.5264 7 86C226 8.192 8 1 3126E8 2 6.947446 6 F28BD4 13 12.288 98.304 1 2 7.561846 7 8FD525 14.4 11.2896 90.3168 1 2 6.272 6 45A1CA D3A06E 14.4 12.288 98.304 1 2 6.826667 6 19.2 11.2896 90.3168 2 2 9.408 9 6872AF 19.2 12.288 98.304 2 2 10.24 A 3D70A3 19.68 11.2896 90.3168 2 2 9.178537 9 2DB492 19.68 12.288 98.304 2 2 9.990243 9 FD809F 19.8 11.2896 90.3168 2 2 9.122909 9 1F76F7 19.8 12.288 98.304 2 2 9.929697 9 EE009E 24 11.2896 90.3168 2 2 7.5264 7 86C226 24 12.288 98.304 2 2 8.192 8 3126E8 26 11.2896 90.3168 2 2 6.947446 6 F28BD4 26 12.288 98.304 2 2 7.561846 7 8FD525 27 11.2896 90.3168 2 2 6.690133 6 BOAC93 27 12.288 98.304 2 2 7.281778 7 482296 Table 48 PLL Frequency Examples w PD, Rev 4.5, September 2008 55 WM8510 Production Data GENERAL PURPOSE INPUT/OUTPUT The CSB/GPIO pin can be configured to perform a variety of useful tasks by setting the GPIOSEL register bits. The GPIO is only available in 2 wire mode. Note that SLOWCLKEN must be enabled when using the Jack Detect function REGISTER ADDRESS R8 GPIO control BIT LABEL DEFAULT DESCRIPTION 2:0 GPIOSEL 000 CSB/GPIO pin function select: 000=CSB input 001= Jack insert detect 010=Temp ok 011=Amute active 100=PLL clk o/p 101=PLL lock 110=Reserved 111=Reserved 3 GPIOPOL 0 GPIO Polarity invert 0=Non inverted 1=Inverted 5:4 OPCLKDIV 00 PLL Output clock division ratio 00=divide by 1 01=divide by 2 10=divide by 3 11=divide by 4 Table 49 CSB/GPIO Control CONTROL INTERFACE SELECTION OF CONTROL MODE AND 2-WIRE MODE ADDRESS The control interface can operate as either a 3-wire or 2-wire MPU interface. The MODE pin determines the 2 or 3 wire mode as shown in Table 50. The WM8510 is controlled by writing to registers through a serial control interface. A control word consists of 16 bits. The first 7 bits (B15 to B9) are address bits that select which control register is accessed. The remaining 9 bits (B8 to B0) are register bits, corresponding to the 9 bits in each control register. MODE INTERFACE FORMAT Low 2 wire High 3 wire Table 50 Control Interface Mode Selection 3-WIRE SERIAL CONTROL MODE In 3-wire mode, every rising edge of SCLK clocks in one data bit from the SDIN pin. A rising edge on CSB/GPIO latches in a complete control word consisting of the last 16 bits. w PD, Rev 4.5 ,September 2008 56 WM8510 Production Data Figure 32 3-Wire Serial Control Interface 2-WIRE SERIAL CONTROL MODE The WM8510 supports software control via a 2-wire serial bus. Many devices can be controlled by the same bus, and each device has a unique 7-bit device address (this is not the same as the 7-bit address of each register in the WM8510). The WM8510 operates as a slave device only. The controller indicates the start of data transfer with a high to low transition on SDIN while SCLK remains high. This indicates that a device address and data will follow. All devices on the 2-wire bus respond to the start condition and shift in the next eight bits on SDIN (7-bit address + Read/Write bit, MSB first). If the device address received matches the address of the WM8510, then the WM8510 responds by pulling SDIN low on the next clock pulse (ACK). If the address is not recognised or the R/W bit is `1' when operating in write only mode, the WM8510 returns to the idle condition and wait for a new start condition and valid address. During a write, once the WM8510 has acknowledged a correct address, the controller sends the first byte of control data (B15 to B8, i.e. the WM8510 register address plus the first bit of register data). The WM8510 then acknowledges the first data byte by pulling SDIN low for one clock pulse. The controller then sends the second byte of control data (B7 to B0, i.e. the remaining 8 bits of register data), and the WM8510 acknowledges again by pulling SDIN low. Transfers are complete when there is a low to high transition on SDIN while SCLK is high. After a complete sequence the WM8510 returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e. SDIN changes while SCLK is high), the device jumps to the idle condition. DEVICE ADDRESS (7 BITS) SDIN RD / WR BIT ACK (LOW) CONTROL BYTE 1 (BITS 15 TO 8) ACK (LOW) CONTROL BYTE 1 (BITS 7 TO 0) ACK (LOW) SCLK START register address and 1st register data bit remaining 8 bits of register data STOP Figure 33 2-Wire Serial Control Interface In 2-wire mode the WM8510 has a fixed device address, 0011010. RESETTING THE CHIP The WM8510 can be reset by performing a write of any value to the software reset register (address 0 hex). This will cause all register values to be reset to their default values. In addition to this there is a Power-On Reset (POR) circuit which ensures that the registers are set to default when the device is powered up. w PD, Rev 4.5, September 2008 57 WM8510 Production Data POWER SUPPLIES The WM8510 can use up to four separate power supplies: AVDD and AGND: Analogue supply, powers all analogue functions except the speaker output and mono output drivers. AVDD can range from 2.5V to 3.6V and has the most significant impact on overall power consumption (except for power consumed in the headphone). A large AVDD slightly improves audio quality. SPKVDD and SPKGND: Headphone and Speaker supplies, power the speaker and mono output drivers. SPKVDD can range from 2.5V to 5.5V. SPKVDD can be tied to AVDD, but it requires separate layout and decoupling capacitors to curb harmonic distortion. With a larger SPKVDD, louder headphone and speaker outputs can be achieved with lower distortion. If SPKVDD is lower than AVDD (or 1.5 x AVDD for BOOST mode), the output signal may be clipped. DCVDD: Digital core supply, powers all digital functions except the audio and control interfaces. DCVDD can range from 1.71V to 3.6V, and has no effect on audio quality. The return path for DCVDD is DGND, which is shared with DBVDD. DCVDD should be greater than or equal to 1.9V when using the PLL. DBVDD can range from 1.71V to 3.6V. DBVDD return path is through DGND. It is possible to use the same supply voltage for all four supplies. However, digital and analogue supplies should be routed and decoupled separately on the PCB to keep digital switching noise out of the analogue signal paths. Note: DCVDD should be greater than or equal to 1.9V when using the PLL. RECOMMENDED POWER UP/DOWN SEQUENCE In order to minimise output pop and click noise, it is recommended that the WM8510 device is powered up and down using one of the following sequences: Power Up When NOT Using the Output 1.5x Boost Stage: 1. Turn on external power supplies. Wait for supply voltage to settle. 2. Set BIASEN = 1, BUFIOEN = 1 and also the VMIDSEL[1:0] bits in the Power Management 1 register. * Notes 1 and 2. 3. Wait for the VMID supply to settle. * Note 2. 4. Enable DAC by setting DACEN = 1. 5. Enable mixers as required. 6. Enable output stages as required. 7. Unmute DAC by setting DACMU = 0. Power Up When Using the Output 1.5x Boost Stage: w 1. Turn on external power supplies. Wait for supply voltage to settle. 2. Enable 1.5x output boost. Set MONOBOOST = 1 and SPKBOOST = 1 as required. 3. Set BIASEN = 1, BUFIOEN = 1, BUFDCOPEN = 1 and also the VMIDSEL[1:0] bits in the Power Management 1 register. * Notes 1 and 2. 4. Wait for the VMID supply to settle. * Note 2. 5. Enable DAC by setting DACEN = 1. 6. Enable mixers as required. 7. Enable output stages as required. 8. Unmute DAC by setting DACMU = 0. PD, Rev 4.5 ,September 2008 58 WM8510 Production Data Power Down (all cases): 1. Soft mute DAC by setting DACMU = 1. 2. Disable power management register 1 by setting R1[8:0]=0x000 3. Disable all other output stages. 4. Turn off external power supplies. Notes: 1. This step enables the internal device bias buffer and the VMID buffer for unassigned inputs/outputs. This will provide a startup reference voltage for all inputs and outputs. This will cause the inputs and outputs to ramp towards VMID (NOT using output 1.5x boost) or 1.5 x (AVDD/2) (using output 1.5x boost) in a way that is controlled and predictable (see note 2). 2. Choose the value of the VMIDSEL bits based on the startup time (VMIDSEL=10 for slowest startup, VMIDSEL=11 for fastest startup). Startup time is defined by the value of the VMIDSEL bits (the reference impedance) and the external decoupling capacitor on VMID. In addition to the power on sequence, it is recommended that the zero cross functions are used when changing the volume in the PGAs to avoid any audible pops or clicks. Vpor_on Vpora Vpor_off Power Supply DGND POR Device Ready No Power POR Undefined Internal POR active POR DNC I2S Clocks DNC tadcint ADC Internal State Power down Init tadcint Normal Operation PD Init Normal Operation tmidrail_on tmidrail_off (Note 1) Analogue Inputs Power down (Note 2) AVDD/2 GD GD GD GD ADCDAT pin (Note 3) ADCEN bit ADC enabled ADC off INPPGAEN bit VMIDSEL/ BIASEN bits ADC enabled INPPGA enabled (Note 4) VMID enabled Figure 34 ADC Power Up and Down Sequence (not to scale) SYMBOL MIN TYPICAL MAX UNIT tmidrail_on 500 tmidrail_off >10 ms s tadcint 2/fs n/fs Table 51 Typical POR Operation (typical values, not tested) w PD, Rev 4.5, September 2008 59 WM8510 Production Data Notes: 1. The analogue input pin charge time, tmidrail_on, is determined by the VMID pin charge time. This time is dependent upon the value of VMID decoupling capacitor and VMID pin input resistance and AVDD power supply rise time. 2. The analogue input pin discharge time, tmidrail_off, is determined by the analogue input coupling capacitor discharge time. The time, tmidrail_off, is measured using a 1F capacitor on the analogue input but will vary dependent upon the value of input coupling capacitor. 3. While the ADC is enabled there will be LSB data bit activity on the ADCDAT pin due to system noise but no significant digital output will be present. 4. The VMIDSEL and BIASEN bits must be set to enable analogue input midrail voltage and for normal ADC operation. 5. ADCDAT data output delay from power up - with power supplies starting from 0V - is determined primarily by the VMID charge time. ADC initialisation and power management bits may be set immediately after POR is released; VMID charge time will be significantly longer and will dictate when the device is stabilised for analogue input. 6. ADCDAT data output delay at power up from device standby (power supplies already applied) is determined by ADC initialisation time, 2/fs. Figure 35 DAC Power Up and Down Sequence (not to scale) w PD, Rev 4.5 ,September 2008 60 WM8510 Production Data SYMBOL MIN TYPICAL MAX UNIT tline_midrail_on 500 tline_midrail_off 1 ms s thp_midrail_on 500 ms thp__midrail_off 6 s tdacint 2/fs n/fs Table 52 Typical POR Operation (typical values, not tested) Notes: 1. The lineout charge time, tline_midrail_on, is mainly determined by the VMID pin charge time. This time is dependent upon the value of VMID decoupling capacitor and VMID pin input resistance and AVDD power supply rise time. The values above were measured using a 4.7F capacitor. 2. It is not advisable to allow DACDAT data input during initialisation of the DAC. If the DAC data value is not zero at point of initialisation, then this is likely to cause a pop noise on the analogue outputs. The same is also true if the DACDAT is removed at a non-zero value, and no mute function has been applied to the signal beforehand. 3. The lineout discharge time, tline_midrail_off, is dependent upon the value of the lineout coupling capacitor and the leakage resistance path to ground. The values above were measured using a 10F output capacitor. 4. The headphone charge time, thp_midrail_on, is dependent upon the value of VMID decoupling capacitor and VMID pin input resistance and AVDD power supply rise time. The values above were measured using a 4.7F VMID decoupling capacitor. 5. The headphone discharge time, thp_midrail_off, is dependent upon the value of the headphone coupling capacitor and the leakage resistance path to ground. The values above were measured using a 100F capacitor. The VMIDSEL and BIASEN bits must be set to enable analogue output midrail voltage and for normal DAC operation. POWER MANAGEMENT SAVING POWER BY REDUCING OVERSAMPLING RATE The default mode of operation of the ADC and DAC digital filters is in 64x oversampling mode. Under the control of ADCOSR and DACOSR the oversampling rate may be doubled. 64x oversampling results in a slight decrease in noise performance compared to 128x but lowers the power consumption of the device. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R10 DAC control 3 DACOSR128 0 DAC oversample rate select 0 = 64x (lowest power) 1 = 128x (best SNR) R14 ADC control 3 ADCOSR128 0 ADC oversample rate select 0 = 64x (lowest power) 1 = 128x (best SNR) Table 53 ADC and DAC Oversampling Rate Selection w PD, Rev 4.5, September 2008 61 WM8510 Production Data VMID The analogue circuitry will not work when VMID is disabled (VMIDSEL[1:0] = 00b). The impedance of the VMID resistor string, together with the decoupling capacitor on the VMID pin will determine the startup time of the VMID circuit. REGISTER ADDRESS R1 Power management 1 BIT 1:0 LABEL VMIDSEL DEFAULT 00 DESCRIPTION Reference string impedance to VMID pin (determines startup time): 00=off (open circuit) 01=50k 10=500k 11=5k (for fastest startup) Table 54 VMID Impedance Control BIASEN REGISTER ADDRESS R1 Power management 1 BIT 3 LABEL BIASEN DEFAULT 0 DESCRIPTION Analogue amplifier bias control 0=Disabled 1=Enabled Table 55 BIASEN Control ESTIMATED SUPPLY CURRENTS When either the DAC or ADC are enabled it is estimated that approximately 4mA will be drawn from DCVDD when DCVDD=1.8V and fs=48kHz (This will be lower at lower sample rates). When the PLL is enabled an additional 700 microamps will be drawn from DCVDD. Table 45 shows the estimated 3.3V AVDD current drawn by various circuits, by register bit. REGISTER BIT BUFDCOPEN AVDD CURRENT (MILLIAMPS) 0.1 MONOEN 0.2 PLLEN 1.4 (with clocks applied) MICBEN 0.5 BIASEN 0.3 BUFIOEN 0.1 VMIDSEL 10K=>0.3, less than 0.1 for 50k/500k BOOSTEN 0.2 INPPGAEN 0.2 ADCEN x64 (ADCOSR=0)=>2.6, x128 (ADCOSR=1)=>4.9 MONOEN 0.2 SPKPEN 1mA from SPKVDD + 0.2mA from AVDD in 5V mode SPKNEN 1mA from SPKVDD + 0.2mA from AVDD in 5V mode MONOMIXEN 0.2 SPKMIXEN 0.2 DACEN x64 (DACOSR=0)=>1.8, x128(DACOSR=1)=>1.9 Table 56 AVDD Supply Current w PD, Rev 4.5 ,September 2008 62 WM8510 Production Data POWER SAVING For minimum power consumption in standby mode, VMIDSEL should not be set to default. Instead, the following sequence of writes should be implemented: 1. R10[6] = 1 (DACMU=1). 2. R1 = 0x00. 3. R2 = 0x00. 4. R3 = 0x00 5. R1 = 0x02 (VMIDSEL[1:0] = 10). After reset, all register values are set to default. In order to achieve minimum power consumption, the following sequence of writes should be implemented. w 1. R10[6] = 1 (DACMU=1). 2. R1 = 0x00. 3. R0 = 0xFF. 4. R1 = 0x02 (VMIDSEL[1:0] = 10). PD, Rev 4.5, September 2008 63 WM8510 Production Data REGISTER MAP ADDR B[15:9] REGISTER NAME B8 B7 B6 B5 B4 B3 B2 B1 B0 DEF'T VAL (HEX) DEC HEX 0 00 Software Reset 1 01 Power manage't 1 BUFDCOP EN 2 02 Power manage't 2 0 0 3 03 Power manage't 3 0 MONOEN 4 04 Audio Interface BCP FRAMEP 5 05 Companding ctrl 0 0 6 06 Clock Gen ctrl CLKSEL 7 07 Additional ctrl 0 0 8 08 GPIO Stuff 0 0 0 OPCLKDIV GPIOPOL 10 0A DAC Control 0 0 DACMU DEEMPH DACOSR 128 11 0B DAC digital Vol 0 14 0E ADC Control 15 0F ADC Digital Vol 0 24 18 DAC Limiter 1 LIMEN 25 19 DAC Limiter 2 0 0 27 1B Notch Filter 1 NFU NFEN NFA0[13:7] 000 28 1C Notch Filter 2 NFU 0 NFA0[6:0] 000 29 1D Notch Filter 3 NFU 0 NFA1[13:7] 000 30 1E Notch Filter 4 NFU 0 NFA1[6:0] 32 20 ALC control 1 ALCSEL 0 33 21 ALC control 2 ALCZC 34 22 ALC control 3 ALCMODE 35 23 Noise Gate 0 0 0 0 0 36 24 PLL N 0 0 0 0 PLL_PRE SCALE 37 25 PLL K 1 0 0 0 38 26 PLL K 2 PLLK[17:9] 093 39 27 PLL K 3 PLLK[8:0] 0E9 40 28 Attenuation ctrl 44 2C Input ctrl 45 2D INP PGA gain ctrl 47 2F ADC Boost ctrl 49 31 Output ctrl 50 32 SPK mixer ctrl 54 36 56 38 Software reset HPFEN 0 MIC2EN PLLEN MICBEN 0 0 SPKNEN SPKPEN BUFIOEN BOOSTEN 0 INPPGAEN 0 ADCEN 000 0 MONO MIXEN SPK MIXEN 0 DACEN 000 0 DACLRSW ADCLRSW AP AP 0 050 DAC_COMP ADC_COMP LOOPBACK 000 MS 140 SLOWCLK EN 000 MCLKDIV BCLKDIV 0 0 0 0 SR 000 GPIOSEL AMUTE 0 DACPOL HPFAPP HPFCUT ADCOSR 128 0 0 ADCPOL LIMLVL LIMATK 032 LIMBOOST 000 000 ALCMAX 038 ALCMIN ALCHLD ALCDCY ALCLVL 00B ALCATK 032 NGEN 000 NGTH 008 PLLN[3:0] 00C PLLK[23:18] 0 0 0 0 0 0 0 0 0 0 MIC2MOD E 0 INPPGAZC INPPGA MUTE PGABOOST 0 0 0 0 0 0 MONO BOOST SPK BOOST 0 0 0 MIC2_2SP K 0 0 0 SPK volume ctrl 0 SPKZC SPKMUTE MONO mixer ctrl 0 0 MONO MUTE 0 0 0 0 000 MICP2 INPPGA 003 MONOATTN SPKATTN MIC2_2 INPPGA MICN2 INPPGA 010 INPPGAVOL MICP2BOOSTVOL 100 0FF ADCVOL LIMDCY 0 000 0FF DACVOL MBVSEL w VMIDSEL FMT WL 0 000 BIASEN 0 MIC2_2BOOSTVOL TSDEN VROI BYP2SPK DAC2SPK 002 001 039 SPKVOL MIC2_2 MONO 100 BYP2 MONO DAC2 MONO 001 PD, Rev 4.5 ,September 2008 64 WM8510 Production Data REGISTER BITS BY ADDRESS Notes: 1. Default values of N/A indicate non-latched data bits (e.g. software reset or volume update bits). 2. Register bits marked as "Reserved" should not be changed from the default. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION REFER TO 0 (00h) [8:0] RESET N/A Software reset Resetting the Chip 1 (01h) 8 BUFDCOPEN 0 Dedicated buffer for DC level shifting output stages when in 1.5x gain boost configuration. 0=Buffer disabled 1=Buffer enabled (required for 1.5x gain boost) Analogue Outputs 0 Reserved 6 MIC2EN 0 MIC2 input buffer enable 0 = OFF 1 = ON MIC Inputs 5 PLLEN 0 PLL enable 0=PLL off 1=PLL on Master Clock and Phase Locked Loop (PLL) 4 MICBEN 0 Microphone Bias Enable 0 = OFF (high impedance output) 1 = ON Microphone Biasing Circuit 3 BIASEN 0 Analogue amplifier bias control 0=Disabled 1=Enabled Power Management 2 BUFIOEN 0 Unused input/output tie off buffer enable 0=Disabled 1=Enabled Enabling the Outputs 1:0 VMIDSEL 00 Reference string impedance to VMID pin: 00=off (open circuit) 01=50k 10=500k 11=5k Power Management 0000 Reserved 0 Input BOOST enable 0 = Boost stage OFF 1 = Boost stage ON 7 2 (02h) 8:5 4 BOOSTEN 3 2 0 Reserved INPPGAEN 0 Input microphone PGA enable 0 = disabled 1 = enabled 0 Reserved ADCEN 0 ADC Enable Control 0 = ADC disabled 1 = ADC enabled 1 0 3 (03h) 8 Input Boost Input Signal Path Analogue to Digital Converter (ADC) 0 Reserved 7 MONOEN 0 MONOOUT enable 0 = disabled 1 = enabled Analogue Outputs 6 SPKNEN 0 SPKOUTN enable 0 = disabled 1 = enabled Analogue Outputs w PD, Rev 4.5, September 2008 65 WM8510 REGISTER ADDRESS Production Data BIT 5 LABEL REFER TO 0 0 Reserved 3 MONOMIXEN 0 Mono Mixer Enable 0 = disabled 1 = enabled Analogue Outputs 2 SPKMIXEN 0 Speaker Mixer Enable 0 = disabled 1 = enabled Analogue Outputs 0 Reserved 0 DACEN 0 DAC enable 0 = DAC disabled 1 = DAC enabled Analogue Outputs 8 BCP 0 BCLK polarity 0=normal 1=inverted Digital Audio Interfaces 7 FRAMEP 0 Frame clock polarity 0=normal 1=inverted Digital Audio Interfaces 6:5 WL 10 Word length 00=16 bits 01=20 bits 10=24 bits 11=32 bits Digital Audio Interfaces 4:3 FMT 10 Audio interface Data Format Select: 00=Right Justified 01=Left Justified 10=I2S format 11= DSP/PCM mode Digital Audio Interfaces 2 DACLRSWAP 0 Controls whether DAC data appears in `right' or `left' phases of FRAME clock: 0=DAC data appear in `left' phase of FRAME 1=DAC data appears in `right' phase of FRAME Digital Audio Interfaces 1 ADCLRSWAP 0 Controls whether ADC data appears in `right' or `left' phases of FRAME clock: 0=ADC data appear in `left' phase of FRAME 1=ADC data appears in `right' phase of FRAME Digital Audio Interfaces 0 0 Reserved 8:5 0000 Reserved 1 5 (05h) DESCRIPTION SPKPEN 4 4 (04h) DEFAULT SPKOUTP enable 0 = disabled 1 = enabled Analogue Outputs 4:3 DAC_COMP 00 DAC companding 00=off 01=reserved 10=-law 11=A-law Digital Audio Interfaces 2:1 ADC_COMP 00 ADC companding 00=off 01=reserved 10=-law 11=A-law Digital Audio Interfaces w PD, Rev 4.5 ,September 2008 66 WM8510 Production Data REGISTER ADDRESS 6 (06h) BIT LABEL REFER TO LOOPBACK 0 Digital loopback function 0=No loopback 1=Loopback enabled, ADC data output is fed directly into DAC data input. Digital Audio Interfaces 8 CLKSEL 1 Controls the source of the clock for all internal operation: 0=MCLK 1=PLL output Digital Audio Interfaces 7:5 MCLKDIV 010 Sets the scaling for either the MCLK or PLL clock output (under control of CLKSEL) 000=divide by 1 001=divide by 1.5 010=divide by 2 011=divide by 3 100=divide by 4 101=divide by 6 110=divide by 8 111=divide by 12 Digital Audio Interfaces 4:2 BCLKDIV 000 Configures the BCLK and FRAME output frequency, for use when the chip is master over BCLK. 000=divide by 1 (BCLK=MCLK) 001=divide by 2 (BCLK=MCLK/2) 010=divide by 4 011=divide by 8 100=divide by 16 101=divide by 32 110=reserved 111=reserved Digital Audio Interfaces 0 Reserved 0 Sets the chip to be master over FRAME and BCLK 0=BCLK and FRAME clock are inputs 1=BCLK and FRAME clock are outputs generated by the WM8510 (MASTER) 0 8 (08h) DESCRIPTION 0 1 7 (07h) DEFAULT MS 8:4 Digital Audio Interfaces 00000 Reserved 3:1 SR 000 Approximate sample rate (configures the coefficients for the internal digital filters): 000=48kHz 001=32kHz 010=24kHz 011=16kHz 100=12kHz 101=8kHz 110-111=reserved Audio Sample Rates 0 SLOWCLKEN 0 Slow clock enable. Used for both the jack insert detect debounce circuit and the zero cross timeout. 0 = slow clock disabled 1 = slow clock enabled Audio Sample Rates 000 Reserved OPCLKDIV 00 PLL Output clock division ratio 00=divide by 1 01=divide by 2 10=divide by 3 11=divide by 4 8:6 5:4 w General Purpose Input Output PD, Rev 4.5, September 2008 67 WM8510 REGISTER ADDRESS Production Data BIT LABEL DESCRIPTION REFER TO 3 GPIOPOL 0 GPIO Polarity invert 0=Non inverted 1=Inverted General Purpose Input Output 2:0 GPIOSEL 000 CSB/GPIO pin function select: 000=CSB input 001= Jack insert detect 010=Temp ok 011=Amute active 100=PLL clk o/p 101=PLL lock 110=Reserved 111=Reserved General Purpose Input Output 00 Reserved 9 (09h) 8:0 10 (0Ah) 8:7 Reserved 6 DACMU 0 DAC soft mute enable 0 = DACMU disabled 1 = DACMU enabled Output Signal Path 5:4 DEEMPH 00 De-Emphasis Control 00 = No de-emphasis 01 = 32kHz sample rate 10 = 44.1kHz sample rate 11 = 48kHz sample rate Output Signal Path 3 DACOSR128 0 DAC oversample rate select 0 = 64x (lowest power) 1 = 128x (best SNR) Power Management 2 AMUTE 0 DAC auto mute enable 0 = auto mute disabled 1 = auto mute enabled Output Signal Path 0 Reserved DACPOL 0 DAC Polarity Invert 0 = No inversion 1 = DAC output inverted 0 Reserved DACVOL 11111111 DAC Digital Volume Control 0000 0000 = Unused 0000 0001 = -127dB = mute 0000 0010 = -126.5dB ... 0.5dB steps up to 1111 1111 = 0dB 1 0 11 (0Bh) DEFAULT 8 7:0 Output Signal Path Output Signal Path 12 (0Ch) 8:0 13 (0Dh) 8:0 Reserved 14 (0Eh) 8 HPFEN 1 High Pass Filter Enable 0=disabled 1=enabled Analogue to Digital Converter (ADC) 7 HPFAPP 0 Select audio mode or application mode st 0=Audio mode (1 order, fc = ~3.7Hz) 1=Application mode (2nd order, fc = HPFCUT) Analogue to Digital Converter (ADC) 6:4 HPFCUT 000 Application mode cut-off frequency See Table 11 details. Analogue to Digital Converter (ADC) 3 ADCOSR128 0 ADC oversample rate select 0 = 64x (lowest power) 1 = 128x (best SNR) Power Management Reserved w PD, Rev 4.5 ,September 2008 68 WM8510 Production Data REGISTER ADDRESS BIT LABEL 2:1 0 15 (0Fh) 24 (18h) 25 (19h) ADCPOL 8 DEFAULT DESCRIPTION 00 Reserved 0 ADC Polarity 0=normal 1=inverted REFER TO Analogue to Digital Converter (ADC) 0 Reserved 7:0 ADCVOL 11111111 ADC Digital Volume Control 0000 0000 = Digital Mute 0000 0001 = -127dB 0000 0010 = -126.5dB ... 0.5dB steps up to 1111 1111 = 0dB Analogue to Digital Converter (ADC) 8 LIMEN 0 Enable the DAC digital limiter: 0=disabled 1=enabled Output Signal Path 7:4 LIMDCY 0011 DAC Limiter Decay time (per 6dB gain change) for 44.1kHz sampling. Note that these will scale with sample rate: 0000=750us 0001=1.5ms 0010=3ms 0011=6ms 0100=12ms 0101=24ms 0110=48ms 0111=96ms 1000=192ms 1001=384ms 1010=768ms 1011 to 1111=1.536s Output Signal Path 3:0 LIMATK 0010 DAC Limiter Attack time (per 6dB gain change) for 44.1kHz sampling. Note that these will scale with sample rate. 0000=94us 0001=188s 0010=375us 0011=750us 0100=1.5ms 0101=3ms 0110=6ms 0111=12ms 1000=24ms 1001=48ms 1010=96ms 1011 to 1111=192ms Output Signal Path 00 Reserved LIMLVL 000 DAC Limiter Programmable signal threshold level (determines level at which the limiter starts to operate) 000=-1dB 001=-2dB 010=-3dB 011=-4dB 100=-5dB 101 to 111=-6dB 8:7 6:4 w Output Signal Path PD, Rev 4.5, September 2008 69 WM8510 REGISTER ADDRESS 27 (1Bh) 28 (1Ch) Production Data BIT LABEL 0000 DAC Limiter volume boost (can be used as a stand alone volume boost when LIMEN=0): 0000=0dB 0001=+1dB 0010=+2dB ... (1dB steps) 1011=+11dB 1100=+12dB 1101 to 1111=reserved Output Signal Path 8 NFU 0 Notch filter update. The notch filter values used internally only update when one of the NFU bits is set high. Analogue to Digital Converter (ADC) 7 NFEN 0 Notch filter enable: 0=Disabled 1=Enabled Analogue to Digital Converter (ADC) 6:0 NFA0[13:7] 0000000 Notch Filter a0 coefficient, bits [13:7] Analogue to Digital Converter (ADC) 8 NFU 0 Notch filter update. The notch filter values used internally only update when one of the NFU bits is set high. Analogue to Digital Converter (ADC) 0 Reserved 6:0 NFA0[6:0] 0000000 Notch Filter a0 coefficient, bits [6:0] Analogue to Digital Converter (ADC) 8 NFU 0 Notch filter update. The notch filter values used internally only update when one of the NFU bits is set high. Analogue to Digital Converter (ADC) 0 Reserved 6:0 NFA1[13:7] 0000000 Notch Filter a1 coefficient, bits [13:7] Analogue to Digital Converter (ADC) 8 NFU 0 Notch filter update. The notch filter values used internally only update when one of the NFU bits is set high. Analogue to Digital Converter (ADC) 0 Reserved 6:0 NFA1[6:0] 0000000 Notch Filter a1 coefficient, bits [6:0] Analogue to Digital Converter (ADC) 8 ALCSEL 0 ALC function select: 0=ALC off (PGA gain set by INPPGAVOL register bits) 1=ALC on (ALC controls PGA gain) Input Limiter / Automatic Level Control (ALC) ALCMAX 111 Set Maximum Gain of PGA when using ALC: 111=+35.25dB 110=+29.25dB 101=+23.25dB 100=+17.25dB 011=+11.25dB 010=+5.25dB 001=-0.75dB 000=-6.75dB 7 32 (20h) REFER TO LIMBOOST 7 30 (1Eh) DESCRIPTION 3:0 7 29 (1Dh) DEFAULT 7:6 5:3 Reserved w Input Limiter / Automatic Level Control (ALC) PD, Rev 4.5 ,September 2008 70 WM8510 Production Data REGISTER ADDRESS 33 (21h) 34 (22h) BIT LABEL DEFAULT DESCRIPTION REFER TO 2:0 ALCMIN 000 Set minimum gain of PGA when using ALC: 000=-12dB 001=-6dB 010=0dB 011=+6dB 100=+12dB 101=+18dB 110=+24dB 111=+30dB Input Limiter / Automatic Level Control (ALC) 8 ALCZC 0 ALC zero cross detection. 0 = disabled (recommended) 1 = enabled It is recommended that zero cross is not used in conjunction with the ALC or Limiter functions Input Limiter / Automatic Level Control (ALC) 7:4 ALCHLD 000 ALC hold time before gain is increased. 0000 = 0ms 0001 = 2.67ms 0010 = 5.33ms ... (time doubles with every step) 1111 = 43.691s Input Limiter / Automatic Level Control (ALC) 3:0 ALCLVL 1011 ALC target - sets signal level at ADC input 0000 = -28.5dB FS 0001 = -27.0dB FS ... (1.5dB steps) 1110 = -7.5dB FS 1111 = -6dB FS Input Limiter / Automatic Level Control (ALC) 8 ALCMODE 0 Determines the ALC mode of operation: 0=ALC mode 1=Limiter mode. Input Limiter / Automatic Level Control (ALC) 7:4 ALCDCY 0011 Decay (gain ramp-up) time (ALCMODE =0) Per step Per 6dB 90% of range 0000 410us 3.38ms 23.6ms 0001 820us 6.6ms 47.2ms 0010 1.64ms 13.1ms 94.5 Input Limiter / Automatic Level Control (ALC) ... (time doubles with every step) 1010 or higher 0011 420ms 3.36s 24.2s Decay (gain ramp-up) time (ALCMODE =1) Per step Per 6dB 90% of range 0000 90.8us 726us 5.23ms 0001 182us 1.45ms 10.5ms 0010 363us 2.91ms 20.9ms ... (time doubles with every step) 1010 3:0 ALCATK w 0010 93ms 744ms 5.36s ALC attack (gain ramp-down) time (ALCMODE = 0) Per step Per 6dB 90% of range 0000 104us 832us 6ms 0001 208us 1.664ms 12ms 0010 416us 3.33ms 24ms Input Limiter / Automatic Level Control (ALC) PD, Rev 4.5, September 2008 71 WM8510 REGISTER ADDRESS Production Data BIT LABEL DEFAULT DESCRIPTION REFER TO ... (time doubles with every step) 1010 or higher 0010 106ms 852ms 6.18s ALC attack (gain ramp-down) time (ALCMODE = 1) Per step Per 6dB 90% of range 0000 22.7us 182.4us 1.31ms 0001 45.4us 363us 2.62ms 0010 90.8us 726us 5.23ms ... (time doubles with every step) 1010 35 (23h) 8:4 00000 Reserved 23.2ms 186ms 1.34s 3 NGEN 0 ALC Noise gate function enable 1 = enable 0 = disable Input Limiter / Automatic Level Control (ALC) 2:0 NGTH 000 ALC Noise gate threshold: 000=-39dB 001=-45dB 010=-51db ... (6dB steps) 111=-81dB Input Limiter / Automatic Level Control (ALC) 0000 Reserved 4 PLLPRESCALE 0 0 = MCLK input not divided (default) 1 = Divide MCLK by 2 before input PLL Master Clock and Phase Locked Loop (PLL) 3:0 PLLN[3:0] 1000 Integer (N) part of PLL input/output frequency ratio. Use values greater than 5 and less than 13. Master Clock and Phase Locked Loop (PLL) 000 Reserved 5:0 PLLK[23:18] 001100 Fractional (K) part of PLL1 input/output frequency ratio (treat as one 24-digit binary number). Master Clock and Phase Locked Loop (PLL) 38 (26h) 8:0 PLLK[17:9] 01001001 1 Fractional (K) part of PLL1 input/output frequency ratio (treat as one 24-digit binary number). Master Clock and Phase Locked Loop (PLL) 39 (27h) 8:0 PLLK[8:0] 01110100 1 Fractional (K) part of PLL1 input/output frequency ratio (treat as one 24-digit binary number). Master Clock and Phase Locked Loop (PLL) 40 (28h) 8:3 36 (24h) 37 (25h) 8:5 8:6 000000 Reserved 2 MONOATTN 0 Attenuation control for bypass path (output of input boost stage) to mono mixer input 0 = 0dB 1 = -10dB Analogue Outputs 1 SPKATTN 0 Attenuation control for bypass path (output of input boost stage) to speaker mixer input 0 = 0dB 1 = -10dB Analogue Outputs 0 Reserved 0 w PD, Rev 4.5 ,September 2008 72 WM8510 Production Data REGISTER ADDRESS 44 (2Ch) BIT 8 LABEL 47 (2Fh) DESCRIPTION REFER TO MBVSEL 0 0000 Reserved 3 MIC2MODE 0 Auxiliary Input Mode 0 = inverting buffer 1 = mixer (on-chip input resistor bypassed) Input Signal Path 2 MIC2_2INPP GA 0 Select AUX amplifier output as input PGA signal source. 0=AUX not connected to input PGA 1=AUX connected to input PGA amplifier negative terminal. Input Signal Path 1 MICN2INPPGA 1 Connect MICN to input PGA negative terminal. 0=MICN not connected to input PGA 1=MICN connected to input PGA amplifier negative terminal. Input Signal Path 0 MICP2INPPGA 1 Connect input PGA amplifier positive terminal to MICP or VMID. 0 = input PGA amplifier positive terminal connected to VMID 1 = input PGA amplifier positive terminal connected to MICP through variable resistor string Input Signal Path 7:4 45 (2Dh) DEFAULT 8 Microphone Bias Voltage Control 0 = 0.9 * AVDD 1 = 0.75 * AVDD Input Signal Path 0 Reserved 7 INPPGAZC 0 Input PGA zero cross enable: 0=Update gain when gain register changes 1=Update gain on 1st zero cross after gain register write. Input Signal Path 6 INPPGAMUTE 0 Mute control for input PGA: 0=Input PGA not muted, normal operation 1=Input PGA muted (and disconnected from the following input BOOST stage). Input Signal Path 5:0 INPPGAVOL 010000 Input PGA volume 000000 = -12dB 000001 = -11.25db . 010000 = 0dB . 111111 = 35.25dB Input Signal Path 8 PGABOOST 1 Input Boost 0 = PGA output has +0dB gain through input BOOST stage. 1 = PGA output has +20dB gain through input BOOST stage. Input Signal Path 0 Reserved MICP2BOOST VOL 000 Controls the MICP pin to the input boost stage (NB, when using this path set MICP2INPPGA=0): 000=Path disabled (disconnected) 001=-12dB gain through boost stage 010=-9dB gain through boost stage ... 111=+6dB gain through boost stage 0 Reserved 7 6:4 3 w Input Signal Path PD, Rev 4.5, September 2008 73 WM8510 REGISTER ADDRESS Production Data BIT 2:0 49 (31h) 50 (32h) LABEL REFER TO 000 00000 Reserved 3 MONOBOOST 0 Mono output boost stage control (see Table 30 for details) 0=No boost (output is inverting buffer) 1=1.5x gain boost Analogue Outputs 2 SPKBOOST 0 Speaker output boost stage control (see Table 30 for details) 0=No boost (outputs are inverting buffers) 1 = 1.5x gain boost Analogue Outputs 1 TSDEN 1 Thermal Shutdown Enable 0 : thermal shutdown disabled 1 : thermal shutdown enabled Output Switch 0 VROI 0 VREF (AVDD/2 or 1.5xAVDD/2) to analogue output resistance 0: approx 1k 1: approx 30 k Analogue Outputs 000 Reserved MIC2_2SPK 0 Output of auxiliary amplifier to speaker mixer input 0 = not selected 1 = selected 000 Reserved 1 BYP2SPK 0 Bypass path (output of input boost stage) to speaker mixer input 0 = not selected 1 = selected Analogue Outputs 0 DAC2SPK 1 Output of DAC to speaker mixer input 0 = not selected 1 = selected Analogue Outputs 7 SPKZC 0 Speaker Volume control zero cross enable: 1 = Change gain on zero cross only 0 = Change gain immediately Analogue Outputs 6 SPKMUTE 0 Speaker output mute enable 0=Speaker output enabled 1=Speaker output muted (VMIDOP) Analogue Outputs 5:0 SPKVOL 111001 Speaker Volume Adjust 111111 = +6dB 111110 = +5dB ... (1.0 dB steps) 111001=0dB ... 000000=-57dB Analogue Outputs 0 Reserved 8:4 8:6 4:2 56 (38h) DESCRIPTION MIC2_2BOOST VOL 5 54 (36h) DEFAULT Controls the auxilliary amplifer to the input boost stage: 000=Path disabled (disconnected) 001=-12dB gain through boost stage 010=-9dB gain through boost stage ... 111=+6dB gain through boost stage Input Signal Path Analogue Outputs 8 8:7 w PD, Rev 4.5 ,September 2008 74 WM8510 Production Data REGISTER ADDRESS BIT 6 LABEL DEFAULT DESCRIPTION REFER TO 0 0 Reserved 2 MIC2_2MONO 0 Output of Auxillary amplifier to mono mixer input: 0 = not selected 1 = selected Analogue Outputs 1 BYP2MONO 0 Bypass path (output of input boost stage) to mono mixer input 0 = non selected 1 = selected Analogue Outputs 0 DAC2MONO 1 Output of DAC to mono mixer input 0 = not selected 1 = selected Analogue Outputs 5:3 w MONOOUT Mute Control 0=No mute 1=Output muted. During mute the mono output will output VMID which can be used as a DC reference for a headphone out. Analogue Outputs MONOMUTE PD, Rev 4.5, September 2008 75 WM8510 Production Data DIGITAL FILTER CHARACTERISTICS PARAMETER TEST CONDITIONS MIN +/- 0.025dB 0 TYP MAX UNIT ADC Filter Passband -6dB 0.454fs 0.5fs Passband Ripple +/- 0.025 Stopband Stopband Attenuation dB 0.546fs f > 0.546fs -60 Group Delay3 dB 21/fs ADC High Pass Filter High Pass Filter Corner Frequency -3dB 3.7 -0.5dB 10.4 -0.1dB 21.6 Hz DAC Filter Passband +/- 0.035dB 0 -6dB 0.454fs 0.5fs Passband Ripple +/-0.035 Stopband Stopband Attenuation Group Delay3 dB 0.546fs f > 0.546fs -55 dB 29/fs Table 57 Digital Filter Characteristics TERMINOLOGY 1. Stop Band Attenuation (dB) - the degree to which the frequency spectrum is attenuated (outside audio band) 2. Pass-band Ripple - any variation of the frequency response in the pass-band region 3. Note that this delay applies only to the filters and does not include additional delays through other digital circuits. w PD, Rev 4.5 ,September 2008 76 WM8510 Production Data DAC FILTER RESPONSES 0.2 0 0.15 0.1 Response (dB) Response (dB) -20 -40 -60 -80 0.05 0 -0.05 -0.1 -100 -0.15 -120 0 0.5 1 1.5 2 2.5 -0.2 3 0 0.1 Frequency (Fs) 0.2 0.3 0.4 0.5 Frequency (Fs) Figure 36 DAC Digital Filter Frequency Response Figure 37 DAC Digital Filter Ripple ADC FILTER RESPONSES 0.2 0 0.15 0.1 Response (dB) Response (dB) -20 -40 -60 -80 0.05 0 -0.05 -0.1 -100 -0.15 -0.2 -120 0 0.5 1 1.5 2 Frequency (Fs) Figure 38 ADC Digital Filter Frequency Response w 2.5 3 0 0.1 0.2 0.3 0.4 0.5 Frequency (Fs) Figure 39 ADC Digital Filter Ripple PD, Rev 4.5, September 2008 77 WM8510 Production Data DE-EMPHASIS FILTER RESPONSES 0 0.30 -1 0.25 -2 0.20 Response (dB) Response (dB) -3 -4 -5 -6 -7 0.15 0.10 0.05 0.00 -8 -0.05 -9 -0.10 -10 -0.15 0 2000 4000 6000 8000 10000 12000 14000 16000 0 2000 4000 Frequency (Hz) Figure 40 De-emphasis Frequency Response (32kHz) 8000 10000 12000 14000 16000 Figure 41 De-emphasis Error (32kHz) 0.10 0 -1 0.05 -2 Response (dB) -3 Response (dB) 6000 Frequency (Hz) -4 -5 -6 -7 -8 0.00 -0.05 -0.10 -0.15 -9 -10 -0.20 0 5000 10000 15000 20000 0 5000 Frequency (Hz) Figure 42 De-emphasis Frequency Response (44.1kHz) 15000 20000 Figure 43 De-emphasis Error (44.1kHz) 0 0.10 -1 0.08 -2 0.06 -3 0.04 Response (dB) Response (dB) 10000 Frequency (Hz) -4 -5 -6 -7 0.02 0.00 -0.02 -0.04 -8 -0.06 -9 -0.08 -10 -0.10 0 5000 10000 15000 20000 Frequency (Hz) Figure 44 De-emphasis Frequency Response (48kHz) w 0 5000 10000 15000 20000 Frequency (Hz) Figure 45 De-emphasis Error (48kHz) PD, Rev 4.5 ,September 2008 78 WM8510 Production Data HIGHPASS FILTER The WM8510 has a selectable digital highpass filter in the ADC filter path. This filter has two modes, audio and applications. In audio mode the filter is a 1st order IIR with a cut-off of around 3.7Hz. In applications mode the filter is a 2nd order high pass filter with a selectable cut-off frequency. 5 0 -5 Response (dB) -10 -15 -20 -25 -30 -35 -40 0 5 10 15 20 25 30 35 40 45 Frequency (Hz) Figure 46 ADC Highpass Filter Response, HPFAPP=0 10 10 0 0 -10 -20 Response (dB) Response (dB) -10 -20 -30 -30 -40 -50 -40 -60 -50 -70 -80 -60 0 200 400 600 800 1000 1200 0 200 400 600 800 1000 1200 Frequency (Hz) Frequency (Hz) Figure 47 ADC Highpass Filter Responses (48kHz), HPFAPP=1, all cut-off settings shown. Figure 48 ADC Highpass Filter Responses (24kHz), HPFAPP=1, all cut-off settings shown. 10 0 -10 Response (dB) -20 -30 -40 -50 -60 -70 -80 -90 0 200 400 600 800 1000 1200 Frequency (Hz) Figure 49 ADC Highpass Filter Responses (12kHz), HPFAPP=1, all cut-off settings shown. w PD, Rev 4.5, September 2008 79 WM8510 Production Data APPLICATIONS INFORMATION RECOMMENDED EXTERNAL COMPONENTS Figure 50 Recommended External Components w PD, Rev 4.5 ,September 2008 80 WM8510 Production Data PACKAGE DIAGRAM DS: 28 PIN SSOP (10.2 x 5.3 x 1.75 mm) b DM007.E e 28 15 E1 1 D E GAUGE PLANE 14 c A A2 A1 L 0.25 L1 -C0.10 C Symbols A A1 A2 b c D e E E1 L L1 MIN ----0.05 1.65 0.22 0.09 9.90 7.40 5.00 0.55 o 0 REF: Dimensions (mm) NOM --------1.75 0.30 ----10.20 0.65 BSC 7.80 5.30 0.75 1.25 REF o 4 SEATING PLANE MAX 2.0 0.25 1.85 0.38 0.25 10.50 8.20 5.60 0.95 o 8 JEDEC.95, MO-150 NOTES: A. ALL LINEAR DIMENSIONS ARE IN MILLIMETERS. B. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE. C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSION, NOT TO EXCEED 0.20MM. D. MEETS JEDEC.95 MO-150, VARIATION = AH. REFER TO THIS SPECIFICATION FOR FURTHER DETAILS. w PD, Rev 4.5, September 2008 81 WM8510 Production Data IMPORTANT NOTICE Wolfson Microelectronics plc ("Wolfson") products and services are sold subject to Wolfson's terms and conditions of sale, delivery and payment supplied at the time of order acknowledgement. Wolfson warrants performance of its products to the specifications in effect at the date of shipment. Wolfson reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Wolfson to verify that the information is current. Testing and other quality control techniques are utilised to the extent Wolfson deems necessary to support its warranty. Specific testing of all parameters of each device is not necessarily performed unless required by law or regulation. In order to minimise risks associated with customer applications, the customer must use adequate design and operating safeguards to minimise inherent or procedural hazards. Wolfson is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of Wolfson products. Wolfson is not liable for such selection or use nor for use of any circuitry other than circuitry entirely embodied in a Wolfson product. Wolfson's products are not intended for use in life support systems, appliances, nuclear systems or systems where malfunction can reasonably be expected to result in personal injury, death or severe property or environmental damage. Any use of products by the customer for such purposes is at the customer's own risk. Wolfson does not grant any licence (express or implied) under any patent right, copyright, mask work right or other intellectual property right of Wolfson covering or relating to any combination, machine, or process in which its products or services might be or are used. Any provision or publication of any third party's products or services does not constitute Wolfson's approval, licence, warranty or endorsement thereof. Any third party trade marks contained in this document belong to the respective third party owner. Reproduction of information from Wolfson datasheets is permissible only if reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices (including this notice) and conditions. Wolfson is not liable for any unauthorised alteration of such information or for any reliance placed thereon. Any representations made, warranties given, and/or liabilities accepted by any person which differ from those contained in this datasheet or in Wolfson's standard terms and conditions of sale, delivery and payment are made, given and/or accepted at that person's own risk. Wolfson is not liable for any such representations, warranties or liabilities or for any reliance placed thereon by any person. ADDRESS Wolfson Microelectronics plc Westfield House 26 Westfield Road Edinburgh EH11 2QB United Kingdom Tel :: +44 (0)131 272 7000 Fax :: +44 (0)131 272 7001 Email :: sales@wolfsonmicro.com w PD, Rev 4.5 ,September 2008 82