1-2
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Description
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Description
The M30222 single-chip microcomputers are built using the high-performance silicon gate CMOS process
using a M16C/60 Series CPU core and are packaged in a 100-pin plastic molded QFP. These single-chip
microcomputers operate using sophisticated instructions featuring a high-level of instruction efficiency and
are capable of executing instructions at high speed. They also feature a built-in multiplier and DMAC,
making them ideal for controlling office, communications, industrial equipment, and other high-speed pro-
cessing applications.
The M30222 group includes a range of products with various package types.
Features
• Memory capacity ......................................... Flash ROM 260 Kbytes
...................................................................... RAM 20 Kbytes
• Shortest instruction execution time ............. 62.5ns (f(XIN)=16MHZ)
• Supply voltage ............................................ 2.7 to 5.5V
• Low power consumption ............................. TBD
• Interrupts ..................................................... 25 internal and 8 external interrupt sources
4 software interrupt sources
7 levels (including key input interrupt)
• Multifunction 16-bit timer .............................
5 output timers, 6 input timers, three phase motor control, real-time port
• Serial I/O ..................................................... 5 channel
3 for UART or clock synchronous (1 channel for I2C or SPI)
2 for clock synchronous
• DMAC ........................................................... 2 channels (trigger: 24 sources)
• A-D converter ............................................... 10 bits X 8 channels (expandable up to 10 channels)
• D-A converter ............................................... 8 bits X 2 channels
• CRC calculation circuit ................................. 1 circuit
• Watchdog timer ............................................ 1 timer
• Key-on Wake up ........................................... 8 inputs
• Programmable I/O ........................................54 lines
• Input port ...................................................... 1 line (P83 shared with NMI pin)
• Clock generating circuit ...............................2 built-in clock generation circuits
(built-in feedback resistor, and external ceramic or quartz oscillator)
•LCD Drive ...................................................... 1/2, 1/3 bias
4 common outputs
40 segment outputs
Built-in charge pump
1/2, 1/3, 1/4 duty
Expansion CLK output
Static/direct drive mode
Applications
Audio, cameras, office, industrial, communications and, portable equipment
Specifications written in this manual
are believed to be accurate but are
not guaranteed to be entirely error
free. They may be changed for func-
tional or performance improvements.
Please make sure your manual is the
latest version.
1-3
Under
development
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Specifications in this manual are tentative and subject to change
Rev. H
Description
Table of Contents
Description ................................................................................................................................................ 1-2
Features .................................................................................................................................................. 1-2
Applications ............................................................................................................................................. 1-2
Pin Configuration ..................................................................................................................................... 1-5
Memory Expansion .................................................................................................................................. 1-6
Block Diagram ......................................................................................................................................... 1-6
Performance Outline ............................................................................................................................... 1-7
M16C Family Group ................................................................................................................................ 1-8
Pin Description ........................................................................................................................................ 1-9
Operation of Functional Blocks ............................................................................................................. 1-11
Memory .................................................................................................................................................. 1-11
Central Processing Unit (CPU) .............................................................................................................. 1-12
Reset ....................................................................................................................................................... 1-15
Special Function Registers .................................................................................................................... 1-16
Software Reset........................................................................................................................................ 1-21
Clock Generating Circuit ....................................................................................................................... 1-22
Clock Output ........................................................................................................................................... 1-26
Wait Mode ............................................................................................................................................... 1-27
Usage Precautions ................................................................................................................................ 1-27
Stop Mode ............................................................................................................................................... 1-28
Usage Precautions ................................................................................................................................ 1-28
Status Transition Of BCLK ..................................................................................................................... 1-29
Voltage Down Converter ........................................................................................................................ 1-31
Power control ......................................................................................................................................... 1-33
Modes ................................................................................................................................................... 1-33
Protection ................................................................................................................................................ 1-35
Software wait .......................................................................................................................................... 1-36
Overview of Interrupts ........................................................................................................................... 1-37
Types of Interrupts................................................................................................................................. 1-37
Interrupts and Interrupt Vector Tables .................................................................................................... 1-39
Interrupt Control .................................................................................................................................... 1-41
Interrupt Sequence ................................................................................................................................ 1-44
Returning from an Interrupt Routine ...................................................................................................... 1-48
Interrupt Priority ..................................................................................................................................... 1-48
Interrupt resolution circuit ...................................................................................................................... 1-48
INT Interrupt .......................................................................................................................................... 1-50
NMI Interrupt ......................................................................................................................................... 1-53
Key Input Interrupt ................................................................................................................................. 1-53
Precautions for Interrupts ...................................................................................................................... 1-56
Watchdog Timer ..................................................................................................................................... 1-58
DMAC....................................................................................................................................................... 1-60
Transfer cycles ...................................................................................................................................... 1-65
DMA enable bit ...................................................................................................................................... 1-67
DMA request bit ..................................................................................................................................... 1-67
1-4
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Description
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Timers...................................................................................................................................................... 1-69
Timer A .................................................................................................................................................. 1-71
Timer B.................................................................................................................................................. 1-85
Timer functions for three-phase motor control ....................................................................................... 1-93
Sawtooth modulation ........................................................................................................................... 1-102
Serial Communications ........................................................................................................................ 1-105
UART0 to 2 ......................................................................................................................................... 1-105
ClockSynchronousSerial I/O mode ....................................................................................................... 1-114
Clock Asynchronous Serial I/O (UART) Mode ..................................................................................... 1-120
Clock-asynchronous serial I/O mode (compliant with the SIM interface) ............................................. 1-127
UART2 in I2C Mode ............................................................................................................................. 1-130
UART2 Special Mode Register 2 ......................................................................................................... 1-135
UART2 in SPI mode ............................................................................................................................ 1-138
S I/O 3, 4 ................................................................................................................................................ 1-143
Functions for setting an SOUTi initial value ......................................................................................... 1-146
LCD Drive Control Circuit .................................................................................................................... 1-147
Voltage Multiplier ................................................................................................................................. 1-150
Bias Control and Applied Voltage to LCD Power Input Pins ................................................................. 1-151
Common Pin and Duty Control ............................................................................................................ 1-151
LCD Display RAM ............................................................................................................................... 1-152
LCD Drive Timing ................................................................................................................................ 1-153
LCD Static Drive .................................................................................................................................. 1-155
LCD Expansion Clock ......................................................................................................................... 1-155
A-D Converter ....................................................................................................................................... 1-157
(1) One-shot mode .............................................................................................................................. 1-161
(2) Repeat mode ................................................................................................................................. 1-162
(3) Single sweep mode ........................................................................................................................ 1-163
(4) Repeat sweep mode 0 ................................................................................................................... 1-164
(5) Repeat sweep mode 1 ................................................................................................................... 1-165
A-D Usage Precautions ....................................................................................................................... 1-167
D-A Converter ....................................................................................................................................... 1-168
CRC Calculation Circuit ....................................................................................................................... 1-170
Programmable I/O Ports ....................................................................................................................... 1-172
(1) Direction registers .......................................................................................................................... 1-172
(2) Port registers ................................................................................................................................. 1-172
(3) Pull-up control registers ................................................................................................................. 1-172
Unused Pins ........................................................................................................................................ 1-178
Electrical Characteristics ..................................................................................................................... 1-179
Flash Memory ....................................................................................................................................... 1-186
Outline Performance ........................................................................................................................... 1-186
CPU Rewrite Mode .............................................................................................................................. 1-188
CPU Rewrite Mode Precautions .......................................................................................................... 1-190
Software Commands ........................................................................................................................... 1-191
Status Register .................................................................................................................................... 1-198
Full Status Check ................................................................................................................................ 1-199
Functions to Inhibit Rewriting ............................................................................................................... 1-200
ID Code Check Function ..................................................................................................................... 1-201
Parallel I/O Mode ................................................................................................................................. 1-202
Standard serial I/O mode 1 (clock synchronous) ................................................................................. 1-206
Standard serial I/O mode 2 (clock asynchronous) ............................................................................... 1-225
1-5
Under
development
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Specifications in this manual are tentative and subject to change
Rev. H
Description
Pin Configuration
Figure 1.1 shows the pin configurations for M30222 group.
Fig. 1.1. Pin configuration (top view)
91
85
86
87
88
89
90
92
93
94
95
96
97
98
99
81
82
83
84
100
40
2
1
SEG30/P36/RTP30
VL3
P74/TA2OUT/W
46
24
VL1
COM2
P107/AN7/INT7
P106/AN6/INT6
P105/AN5
P104/AN4
P103/AN3
P102/AN2
P101/AN1
AVss
P100/AN0
Vref
AVcc
P97/ADtrg/LED7/Sin4/INT3
P75/TA2IN/W
23
P76/TA3OUT/INT4
22
P77/TA3IN/INT4
21
P80/TA4OUT/INT5/U
20
P82/INT0
19
P81/TA4IN/INT5/U
18
P83/NMI
17
V
cc
16
Xin
15
Vss
14
Xout
13
RESET
1211
P85/Xcin
10
CNVss
9
P86/INT1
8
P90/TB0in/INT2/CLK3
7
P91/TB1in/Sin3
6
P92/TB2in/Sout3
5
P93/DA0/TB3in
4
P94/DA1/TB4in
3
P95/ANEX0/CLK4
P96/ANEX1/Sout4
SEG31/P37/RTP31
45
SEG32/P40/RTP40
44
SEG33/P41/RTP41
43
SEG34/P42/RTP50
42
SEG35/P43/RTP51
41
SEG36/P44/RTP60
SEG37/P45/RTP61
39
38
37
P60/CTS0/RTS0/KI0
36
P61/CLK0/KI1
35
P62/RxD0/KI2
34
P63/TxD0/KI3
33
P64/CTS1/RTS1/CTS0/CLKS1/KI432
P65/CLK1/KI5
M30222FG
P67/TxD1/KI7
29
P70/TxD2/SDA/TA0OUT
28
P71/RxD2/SCL/TA0IN/TB5IN
27
P72/CLK2/TA1OUT/V
26
P73/CTS2/RTS2/TA1IN/V
25
P66/RxD1/KI6
30
SEG26/P32/RTP10
50
SEG27/P33/RTP11
49
SEG28/P34/RTP20
48
SEG29/P35/RTP21
47
COM1
COM0
C2
C1
P84/Xcout
SEG38/P46/RTP70
SEG39/P47/RTP71
VL2
79
80
5758596061626364656667686970717273747576
77
78
52
53545556 51
31
SEG19
SEG18
SEG17
SEG16
SEG15
Vcc
SEG14
Vss
SEG13
SEG12
SEG11
SEG10
SEG09
SEG08
SEG07
SEG06
SEG05
SEG04
SEG03
SEG02
SEG01
SEG00
COM3
SEG25/P31/RTP01
SEG24/P30/RTP00
SEG23
SEG22
SEG21
SEG20
VDC
1-6
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Description
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Block Diagram
Figure 1.2 is a block diagram of the M30222 group.
Fig. 1.2. Block diagram of M30222 group
Timer
Timer TA0 (16 bits)
Timer TA1 (16 bits)
Timer TA2 (16 bits)
Timer TA3 (16 bits)
Timer TA4 (16 bits)
Timer TB0 (16 bits)
Timer TB1 (16 bits)
Timer TB2 (16 bits)
Timer TB3 (16 bits)
Timer TB4 (16 bits)
Timer TB5 (16 bits)
Internal peripheral functions
Watchdog timer
(15 bits)
DMAC
(2 channels)
D-A converter
(8 bits X 2 channels)
A-D converter
(10 bits
X
8 channels
Expandable up to 10 channels)
UART/clock synchronous SI/O
(8 bits
X
3 channels)
System clock generator
X
IN
-X
OUT
X
CIN
-X
COUT
M16C/60 series16-bit CPU core
I/O ports COM 0-3
4
SEG 0-23
24
Port P3
SEG 24-31
8
Port P4
SEG 32-39
8
Port P6
8
R0LR0H
R1H R1L
R2
R3
A0
A1
FB
R0LR0H
R1H R1L
R2
R3
A0
A1
FB
Registers
ISP
USP
Stack pointer
Vector table
INTB
CRC arithmetic circuit (CCITT )
(Polynomial : X
16
+X
12
+X
5
+1)
Multiplier
Port P10
Port P9
Port P8
Port P7
Memory
Port P8
3
ROM
(Note 1)
RAM
(Note 2)
Note 1: ROM size depends on MCU type.
Note 2: RAM size depends on MCU type.
SB FLG
PC
Program counter
Clock synchronous SI/O
(8 bits
X
2 channels)
VDC
LCD Controller
8
8
8
1
6
Memory Expansion
Figure 1.3 shows the Memory expansion for the M30222 group.
Fig. 1.3. Memory Expansion
M30222FC/FP/GP
ROM size
(Bytes)
260K
128K
96K
64K
32K
20K SRAM
Flash Memory Version
1-7
Under
development
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Specifications in this manual are tentative and subject to change
Rev. H
Description
Performance Outline
Table 1.1. Performance outline of the M30222 group
Parameters Functions
Number of basic instructions 91
Shortest instruction execution time 62.5ns f(Xin) = 16MHz
Memory size
ROM 260K bytes
RAM 20K bytes
Input/Output
P3-P4, P6-P10
except P83
I/O 8 bits x 6, 7 bits x 1
P83 I 1 bit x 1
Multifunctional
timer
TA0, TA1, TA2, TA3, TA4 16 bits x 5
TB0, TB1, TB2, TB3, TB4, TB5 16 bits x 6, three-phase motor control
Serial I/O UART0, UART1, UART2 (UART or clock synchronous) x 3, or I
2
C x 1
SIO3, SIO4 (Clock synchronous) x 2
A-D converter 10 bits x (8 + 2) channels
D-A converter 8 bits x 2
CRC calculation circuit CRC-CCITT
Watchdog timer 15 bits x 1 (with prescaler)
Interrupts 25 external, 8 internal sources, 4 software, 7 levels
Clock generating circuit 2 built-in clock generation circuits
Supply voltage 2.7 to 5.5V f(Xin) = 16 MHz, without software wait
Power consumption TBD
I/O characteristics I/O withstand voltage 5.5V
Output current
P3, P4 0.1 mA (high output), 2.5 mA (low output)
P6-P10 5 mA at 5V (excluding pins P7
0
, P7
1
, P8
3
)
Device configuration CMOS high performance silicon gate
Package 100-pin plastic mold QFP
LCD
COM0 to COM3 4 lines
SEG0 to SEG39 40 lines (16 lines shared with I/O ports)
1-8
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Description
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Mitsubishi plans to release the following products in the M30222 group:
(1) Support for Flash memory version and mask ROM versions
(2) ROM capacity: 260 K bytes
(3) Package
100P6S-A : Plastic molded QFP (mask ROM version)
100P6Q-A: Plastic molded QFP
Fig. 1.4. Type No., memory size, and package
M16C Family Group
Figure 1.4 shows the M30222 family.
Package type:
FP: Package 100P6S-A
GP: 100P6Q-A
ROM No.
Omitted for flash memory version
ROM capacity:
G: 260K bytes
Memory type:
F : Flash memory version
Type No. M 3 0 2 2 2 F G – X X X F P
M30222 Group
M16C Family
Table 1.2. Product list
Type No. ROM Capacity RAM Capacity Package Type Remarks
M30222FGFP 100P6S-A
M30222FGGP 100P6Q-A
260 Kbytes 20 Kbytes Flash
Table 1.2 shows the product list for the M30222 family.
1-9
Under
development
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Specifications in this manual are tentative and subject to change
Rev. H
Description
Pin Description
Table 1.3. Pin Description for M30222 group
Pin name Signal name I/O type Function
Vcc, Vss Power supply Input Supply 2.7 to 5.5V to the Vcc pin and 0V to Vss
VDC Voltage Down
Converter Input Connects capacitor from VDC to Vss; or if not using VDC, connect 3.3V to VDC pin.
CNVss CNVss This pin is used to enable flash programming. Connect the pull-down resistor from
CNVss to Vss. Connect CNVss to enable flash programming.
RESET Reset input Input An “L” on this input resets the microcomputer.
Xin, Xout Main Clock Input/Output These pins are provided for the main clock generating circuit. Connect a ceramic reso-
nator or crystal between the Xin and the Xout pins. To use an externally derived clock,
input it to the Xin.
P8
4
/P8
5
I/O Port Input/Output These pins are provided for the subclock generating circuit. Connect a ceramic reso-
nator or crystal between the Xcin pin and leave the Xcout pin open. These pins also
function as CMOS I/O ports.
Xcout/Xcin Subclock Input/Output
AVcc Analog power
supply + reference Input This pin is a power supply input for the A-D converter. Connect this pin to Vcc.
AVss Analog power
supply + reference Input This pin is a power supply input for A-D converter. Connect this pin to Vss.
Vref Reference voltage
input Input This pin is a reference voltage input for the A-D converter.
P3
0
to P3
7
I/O Port P3 Input/Output This is an 8-bit CMOS I/O port. It has an input/output direction register that allows the
user to set each pin for input or output individually. When used for input, the port can
be set by software to have or not have a pull resistor in units of four bits.
RTP0_0 to RTP3_1 Output
SEG24 to SEG31 Output Pins in this port also function as SEG output for LCD and output for Real-time port.
P4
0
to P4
7
I/O Port P4 Input/Output This is an 8-bit I/O port equivalent to P3.
SEG32 to SEG39 Output Pins in Port 4 also function as SEG outputs for LCD.
RTP4_0 to RTP7_1 Output Pins in Port 4 also function as Real-time port.
P6
0
to P6
7
I/O Port P6 Input/Output This is an 8-bit I/O port equivalent to P3.
KI0 to KI7 Input Pins in Port 6 also function as key-input interrupts.
UART0, UART1 Input/Output Pins in Port 6 also function as transmit, receive, clock, and CTS/RTS pins for UART0,
UART1.
P7
0
to P7
7
I/O Port P7 Input/Output This is an 8-bit I/O port equivalent to P3.
UART2 Input/Output Some pins in Port 7 serve as transmit, receive, clock, and CTS/RTS for UART2.
UART2 provides I
2
C serial communications.
Timer A/B Input/Output Some pins in Port 7 serve as input/output for Timer A and Timer B.
INT4 Input Pins P7
6
and P7
7
function as inputs for INT4.
Three-phase Output Some pins in Port 7 function as three-phase outputs for V, V, W, and W.
P8
0
to P8
2
, P8
6
I/O Port P8 Input/Output P8
0
to P8
2
, P8
6
are I/O ports equivalent to P3.
Timer A Input/Output Some pins in Port 8 serve as input/output for Timer A and Timer B.
INT5 Input Pins P8
0
and P8
1
function as inputs for INT5.
Three-phase Output Pins P8
0
and P8
1
function as inputs three-phase outputs for U and U.
P8
3
NMI Input P8
3
is an input only port that also functions for NMI. The NMI interrupt is generated
when the input at this pin changes from “H” to “L”. The NMI function cannot be can-
celled using software. The pull-up resistor cannot be set for this pin.
1-10
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Description
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Pin name Signal name I/O type Function
P9
0
to P9
7
I/O Port P9 Input/Output This is an 8-bit I/O equivalent to P3.
SIO 3/4 Input/Output Pins in Port 9 function as transmit, receive and clock for SIO3 and SIO4.
Timer B Input Some pins in Port 9 serve as TB3 and TB4 pins.
D-A Output P9
3
and P9
4
can be configured to function as a digital to analog output.
INT2, INT3 Input Pin P9
0
and P9
7
can be configured as INT2 and INT3.
ANEX0 Output These pins are used to connect to an optional external op amp.
ANEX1 Input
P10
0
to P10
7
I/O Port 10 Input/Output This is an 8-bit I/O port equivalent to P3.
AN0 to AN7 Input Pins in Port 10 function as analog inputs.
INT6, INT7 Input P10
6
and P10
7
function as inputs for INT6 and INT7.
SEG0 to SEG23 SEG drive pins Pins in this port function as SEG output for LCD drive circuit.
COM0 to COM3 COM ports Pins in this port function as COM output for LCD drive circuit.
VL1 to VL3 Power supply for
LCD driver Power supply input for LCD drive circuit.
1-11
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Memory
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Operation of Functional Blocks
The M30222 group accommodates certain units in a single chip. These units include ROM and RAM to
store instructions and data and the central processing unit (CPU) to execute arithmetic/logic operations.
Also included are peripheral units such as timers, serial I/O, D-A converter, DMAC, CRC calculation
circuit, A-D converter, LCD, and I/O ports. The following explains each unit.
Memory
Figure 1.5 is a memory map of the M30222 group. The linear address space of 1M bytes extends from
address 0000016 to FFFFF16. From FFFFF16 down is ROM. For example, in the M30222FG-XXXFP, there
is 256K bytes of internal ROM from C000016 to FFFFF16. The vector table for fixed interrupts such as the
reset and NMI are mapped to FFFDC16 to FFFFF16. The starting address of the interrupt routine is stored
here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal
register (INTB). See the section on interrupts for details.
From 0040016 up is RAM. For example, in the M30222FG-XXXFP, 20K bytes of internal RAM is mapped
to the space from 0040016 to 053FF16. In addition to storing data, the RAM also stores the stack used
when calling subroutines and when interrupts are generated.
The SFR area is mapped to 0000016 to 003FF16. This area accommodates the control registers for periph-
eral devices such as I/O ports, A-D converter, serial I/O, and timers, etc. Tables 1.5 to 1.9 show the
location of peripheral unit control registers. Any part of the SFR area that is not occupied is reserved and
cannot be used for other purposes.
Fig. 1.5. Memory Map
00000
16
YYYYY
16
FFFFF
16
00400
16
XXXXX
16
D0000
16
Internal ROM area
SFR area
For details, see Tables
1.5-1.9
Internal RAM area
Internal reserved
area
C0000
16
053FF
16
M30222MG/FG/GP
Address XXXXX
16
Type No. Address YYYYY
16
FFE00
16
FFFDC
16
FFFFF
16
Undefined instruction
Overflow
BRK instruction
Address match
Single step
Watchdog timer
Reset
Special page
vector table
DBC
NMI
1-12
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CPU
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Central Processing Unit (CPU)
The CPU has a total of 13 registers shown in Figure 1.6. Seven of these registers (R0, R1, R2, R3, A0, A1,
and FB) come in two sets; therefore, these have two register banks.
(1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)
Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and
arithmetic/logic operations.
Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H),
and low-order bits as (R0L/R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can
use as 32-bit data registers (R2R0/R3R1).
(2) Address registers (A0 and A1)
Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data
registers. These registers can also be used for address register indirect addressing and address register
relative addressing. In some instructions, registers A1 and A0 can be combined for use as a 32-bit
address register (A1A0).
(3) Frame base register (FB)
Frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.
Fig. 1.6. Central Processing Unit Register
HL
b15 b8 b7 b0
R0
(Note)
HL
b15 b8 b7 b0
R1
(Note)
R2
(Note) b15 b0
R3
(Note) b15 b0
A0
(Note) b15 b0
A1
(Note) b15 b0
FB
(Note) b15 b0
Data
registers
Address
registers
Frame base
registers
b15 b0
b15 b0
b15 b0
b15 b0
b0 b19
b0
b19
HL
Program counter
Interrupt table
register
User stack pointer
Interrupt stack
pointer
Static base
register
Flag register
PC
INTB
USP
ISP
SB
FLG
Note: These registers consist of two register banks.
CDZSBOIU
IPL
1-13
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CPU
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(4) Program counter (PC)
Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.
(5) Interrupt table register (INTB)
Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector
table.
(6) Stack pointer (USP/ISP)
Stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each
configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by a stack
pointer select flag (U flag). This flag is located at the position of bit 7 in the flag register (FLG).
(7) Static base register (SB)
Static base register (SB) is configured with 16 bits, and is used for SB relative addressing.
(8) Flag register (FLG)
Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 1.7 shows the flag
register (FLG). The following explains the function of each flag:
• Bit 0: Carry flag (C flag)
This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.
• Bit 1: Debug flag (D flag)
This flag enables a single-step interrupt.
When this flag is “1”, a single-step interrupt is generated after instruction execution. This flag is cleared to
“0” when the interrupt is acknowledged.
• Bit 2: Zero flag (Z flag)
This flag is set to “1” when an arithmetic operation resulted in 0; otherwise, cleared to “0”.
• Bit 3: Sign flag (S flag)
This flag is set to “1” when an arithmetic operation resulted in a negative value; otherwise, cleared to “0”.
• Bit 4: Register bank select flag (B flag)
This flag chooses a register bank. Register bank 0 is selected when this flag is “0” ; register bank 1 is
selected when this flag is “1”.
• Bit 5: Overflow flag (O flag)
This flag is set to “1” when an arithmetic operation resulted in overflow; otherwise, cleared to “0”.
• Bit 6: Interrupt enable flag (I flag)
This flag enables a maskable interrupt.
An interrupt is disabled when this flag is “0”, and is enabled when this flag is “1”. This flag is cleared to “0”
when the interrupt is acknowledged.
• Bit 7: Stack pointer select flag (U flag)
Interrupt stack pointer (ISP) is selected when this flag is “0” ; user stack pointer (USP) is selected when this
flag is “1”.
This flag is cleared to “0” when a hardware interrupt is acknowledged or an INT instruction of software
interrupt Nos. 0 to 31 is executed.
1-14
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CPU
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.7. Flag Register
• Bits 8 to 11: Reserved area
• Bits 12 to 14: Processor interrupt priority level (IPL)
Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor
interrupt priority levels from level 0 to level 7.
If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is
enabled.
• Bit 15: Reserved area.
Carry flag
Debug flag
Zero flag
Sign flag
Register bank select flag
Overflow flag
Interrupt enable flag
Stack pointer select flag
Reserved area
Processor interrupt priorit
Flag register (FLG)
CDZSBOIU
IPL b0b15
Reserved area
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Reset
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
1-15
Reset
There are two kinds of resets; hardware and software. In both cases, operation is the same after the
reset. (See “Software Reset” for details.) This section explains on hardware resets.
When the supply voltage is in the range where operation is guaranteed, a reset is effected by holding the
reset pin level “L” (0.2VCC max.) for at least 20 cycles. When the reset pin level is then returned to the
“H” level while main clock is stable, the reset status is cancelled and program execution resumes from
the address in the reset vector table.
Figure 1.8 shows an example reset circuit. Figure 1.9 shows a reset sequence. Table 1.4 shows the pin
status when reset pin level is "L".
RESET V
CC
0.8V
RESET
V
CC
0V
0V
5V
5V
4.0V
Example when Vcc = 5V
Status
Pin name
P3, P4
P6 to P10
Input port (with a pull-up resistor)
Input port (floating)
SEG0 to SEG23 "H" level is output
COM0 to COM3 "H" level is output
Fig. 1.8. Example of Reset Circuit
Fig. 1.9. Reset sequence
Table 1.4. Pin status when Reset pin level is "L"
BCLK
BCLK
24cycles
X
in
RESET
Address
Content of reset
vector
FFFFE
16
FFFFC
16
More than 20 cycles are
needed
1-16
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Special Function Registers
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Value after ResetSFR
Address Register Name Acronym
b7 b6 b5 b4 b3 b2 b1 b0
Page
Number
0000
16
0001
16
0002
16
0003
16
0004
16
Processor mode register 0 PM0
00
16
1.19
0005
16
Processor mode register 1 PM1
000
1.19
0006
16
System clock control register 0 CM0
48
16
1.23
0007
16
System clock control register 1 CM1
20
16
1.23
0008
16
0009
16
Address match interrupt enable register AIER
00
1.53
000A
16
Protect register PRCR
0000
1.34
000B
16
000C
16
000D
16
000E
16
Watchdog timer start register WDTS 1.57
000F
16
Watchdog timer control register WDC
000
1.57
0010
16
1.53
0011
16
1.53
0012
16
Address match interrupt register 0 RMAD0
00
16
1.53
0013
16
0014
16
1.53
0015
16
1.53
0016
16
Address match interrupt register 1 RMAD1
00
16
1.53
0017
16
0018
16
VDC control register VDCC
00 00
1.29
0019
16
001A
16
001B
16
001C
16
001D
16
001E
16
001F
16
0020
16
1.62
0021
16
1.62
0022
16
DMA0 source pointer SAR0
?
1.62
0023
16
0024
16
1.62
0025
16
1.62
0026
16
DMA0 destination pointer DAR0
?
1.62
0027
16
0028
16
1.62
0029
16
DMA0 transfer counter TRC0
?
1.62
002A
16
002B
16
002C
16
DMA0 control register DM0CON
000000
1.61
002D
16
002E
16
002F
16
0030
16
1.62
0031
16
1.62
0032
16
DMA1 source pointer SAR1
?
1.62
0033
16
0034
16
1.62
0035
16
1.62
0036
16
DMA1 destination pointer DAR1
?
1.62
0037
16
0038
16
1.62
0039
16
DMA1 transfer counter TCR1
?
1.62
003A
16
003B
16
003C
16
DMA1 control register DM1CON
000000
1.61
003D
16
003E
16
003F
16
Special function registers
? = Undefined
1-17
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Special Function Registers
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Value after ResetSFR
Address Register Name Acronym
b7 b6 b5 b4 b3 b2 b1 b0
Page
Number
0044
16
INT3 interrupt control register
SI/O4 interrupt control register INT3IC
S4IC 000000 1.39
0045
16
Timer B5 interrupt control register TB5IC 0000 1.39
0046
16
Timer B4 interrupt control register TB 4IC 0000 1.39
0047
16
Timer B3 interrupt control register TB3IC 0000 1.39
0048
16
INT7 interrupt control register INT7IC 000000 1.39
0049
16
INT6 interrupt control register INT6IC 000000 1.39
004A
16
Bus collision detection interrupt control register BCNIC 0000 1.39
004B
16
DMA0 interrupt control register DM0IC 0000 1.39
004C
16
DMA1 interrupt control register DM1IC 0000 1.39
004D
16
Key input interrupt control register KUPIC 0000 1.39
004E
16
A-D conversion interrupt control register ADIC 0000 1.39
004F
16
UART2 transmit interrupt control register S2TIC 0000 1.39
0050
16
UART2 receive interrupt control register S2RIC 0000 1.39
0051
16
UART0 transmit interrupt control register S0TIC 0000 1.39
0052
16
UART0 receive interrupt control register S0RIC 0000 1.39
0053
16
UART1 transmit interrupt control register S1TIC 0000 1.39
0054
16
UART1 receive interrupt control register S1RIC 0000 1.39
0055
16
Timer A0 interrupt control register TA0IC 0000 1.39
0056
16
Timer A1 interrupt control register TA1IC 0000 1.39
0057
16
Timer A2 interrupt control register TA2IC 0000 1.39
0058
16
Timer A3 interrupt control register
INT4 interrupt control register TA3IC
INT4IC 000000 1.39
0059
16
Timer A4 interrupt control register
INT5 interrupt control register TA4IC
INT5IC 000000 1.39
005A
16
Timer B0 interrupt control register TB0IC 0000 1.39
005B
16
Timer B1 interrupt control register TB1IC 0000 1.39
005C
16
Timer B2 interrupt control register TB2IC 0000 1.39
005D
16
INT0 interrupt control register INT0IC 000000 1.39
005E
16
INT1 interrupt control register INT1IC 000000 1.39
005F
16
INT2 interrupt control register
SI/O3 interrupt control register INT2IC
S3IC 000000 1.39
0100
16
LCD RAM0 LRAM0 ???????? 1.146
0101
16
LCD RAM1 LRAM1 ???????? 1.146
0102
16
LCD RAM2 LRAM2 ???????? 1.146
0103
16
LCD RAM3 LRAM3 ???????? 1.146
0104
16
LCD RAM4 LRAM4 ???????? 1.146
0105
16
LCD RAM5 LRAM5 ???????? 1.146
0106
16
LCD RAM6 LRAM6 ???????? 1.146
0107
16
LCD RAM7 LRAM7 ???????? 1.146
0108
16
LCD RAM8 LRAM8 ???????? 1.146
0109
16
LCD RAM9 LRAM9 ???????? 1.146
010A
16
LCD RAM10 LRAM10 ???????? 1.146
010B
16
LCD RAM11 LRAM11 ???????? 1.146
010C
16
LCD RAM12 LRAM12 ???????? 1.146
010D
16
LCD RAM13 LRAM13 ???????? 1.146
010E
16
LCD RAM14 LRAM14 ???????? 1.146
010F
16
LCD RAM15 LRAM15 ???????? 1.146
0110
16
LCD RAM16 LRAM16 ???????? 1.146
0111
16
LCD RAM17 LRAM17 ???????? 1.146
0112
16
LCD RAM18 LRAM18 ???????? 1.146
0113
16
LCD RAM19 LRAM19 ???????? 1.146
0120
16
LCD mode register LCDM 0 000000 1.143
0121
16
0122
16
Segment output enable register SEG 00
16
1.143
0123
16
0124
16
LCD frame frequency counter LCDTIM 1.143
0125
16
0126
16
Key input mode register KUPM 00 1.52
0127
16
0128
16
0129
16
0130
16
LCD expansion register LEXP 00
16
1.144
0131
16
0132
16
LCD clock divide counter LCDC 1.144
0133
16
? = Undefined
Table 1.6. Location and value after reset of peripheral unit control registers (2)
Table 1.5. Location and value after reset of peripheral unit control registers (1)
1-18
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Special Function Registers
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.7. Location and value after reset of peripheral unit control registers (3)
? = Undefined
Value after ResetSFR
Address Register Name Acronym
b7 b6 b5 b4 b3 b2 b1 b0
Page
Number
034016 Timer B3, 4, 5 count start flag TBSR 000 1.85
034116
034216
034316
Timer A1-1 register TA11 1.94
034416
034516
Timer A2-1 register TA21 1.94
034616
034716
Timer A4-1 register TA41 1.94
034816 Three-phase PWM control register 0 INVC0 00
16
1.92
034916 Three-phase PWM control register 1 INVC1 00
16
1.92
034A16 Three-phase output buffer register 0 IDB0 3F
16
1.93
034B16 Three-phase output buffer register 1 IDB1 3F
16
1.93
034C16 Dead time timer DTT 1.93
034D16 Timer B2 interrupt occurrence frequency set counter ICTB2 1.93
034E16
034F16
035016
035116 Timer B3 register TB3 1.85
035216
035316 Timer B4 register TB4 1.85
035416
035516 Timer B5 register TB5 1.85
035B16 Timer B3 mode register TB3MR 00 0000 1.87
1.88,
1.90
035C16 Timer B4 mode register TB4MR 00 0000 1.87
1.88,
1.90
035D16 Timer B5 mode register TB5MR 00 0000 1.87
1.88,
1.90
035E16 Interrupt cause select register 0 IFSR0 00
16
1.49
035F16 Interrupt cause select register 1 IFSR1 00
16
1.49
036016 SI/O3 transmit/receive register S3TRR 1.138
036116
036216 SI/O3 control register S3C 40
16
1.138
036316 SI/O3 bit rate generator S3BRG 1.138
036416 SI/O4 transmit/receive register S4TRR 1.138
036516
036616 SI/O4 control register S4C 40
16
1.138
036716 SI/O4 bit rate generator S4BRG 1.138
036C16 Clock divided control register CDCC 01.24
036D16
036E16 Clock divided counter CDC 1.24
037516 UART2 special mode register 3 U2SMR3 00
16
1.112
1.130
037616 UART2 special mode register 2 U2SMR2 00
16
1.112,
1.134
037716 UART2 special mode register U2SMR 00
16
1.111,
1.130
037816 UART2 transmit/receive mode register U2MR 00
16
1.108,
1.114,
1.120
037916 UART2 bit rate generator U2BRG 1.107
037A16
037B16 UART2 transmit buffer register U2TB 1.107
037C16 UART2 transmit/receive control register 0 U2C0 08
16
037D16 UART2 transmit/receive control register 1 U2C1 02
16
1.110
037E16
037F16 UART2 receive buffer register U2RB 1.102
1-19
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Special Function Registers
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Note: This register only exists in flash memory version
Value after Reset
SFR
Address Register Name Acronym
b7 b6 b5 b4 b3 b2 b1 b0
Page Number
0380
16
Count start flag TABSR
00
16 1.71, 1.85, 1.94
0381
16
Clock prescaler reset flag CPSRF
0
1.72, 1.85
0382
16
One-shot start flag ONSF
00 00000
1.72
0383
16
Trigger select register TRGSR
00
16 1.72, 1.94
0384
16
Up-down flag UDF
00
16 1.71
0385
16
0386
16
0387
16
Timer A0 TA0 1.71
0388
16
0389
16
Timer A1 TA1 1.71, 1.90
038A
16
038B
16
Timer A2 TA2 1.71, 1.90
038C
16
038D
16
Timer A3 TA3 1.71
038E
16
038F
16
Timer A4 TA4 1.71, 1.90
0390
16
0391
16
Timer B0 TB0 1.83
0392
16
0393
16
Timer B1 TB1 1.83
0394
16
0395
16
Timer B2 TB2 1.83, 1.90
0396
16
Timer A0 mode register TA0MR
00
16 1.70, 1.73, 1.74,
1.77, 1.78
0397
16
Timer A1 mode register TA1MR
00
16 1.70, 1.73, 1.74,
1.77, 1.78, 1.95
0398
16
Timer A2 mode register TA2MR
00
16 1.70, 1.73, 1.74,
1.77, 1.78, 1.95
0399
16
Timer A3 mode register TA3MR
00
16 1.70, 1.72, 1.73,
1.77, 1.78
039A
16
Timer A4 mode register TA4MR
00
16 1.70, 1.73, 1.74,
1.77, 1.78, 1.95
039B
16
Timer B0 mode register TB0MR
00 0000
1.84, 1.87, 1.90
039C
16
Timer B1 mode register TB1MR
00 0000
1.84, 1.87, 1.90
039D
16
Timer B2 mode register TB2MR
00 0000
1.84, 1.87, 1.90,
1.95
039E
16
039F
16
03A0
16
UART0 transmit/receive mode register U0MR
00
16 1.108, 1.114,
1.120
03A1
16
UART0 bit rate generator U0BRG 1.107
03A2
16
03A3
16
UART0 transmit buffer register U0TB 1.107
03A4
16
UART0 transmit/receive control register 0 U0C0
08
16 1.109
03A5
16
UART0 transmit/receive control register 1 U0C1
02
16 1.110
03A6
16
03A7
16
UART0 receive buffer register U0RB 1.107
03A8
16
UART1 transmit/receive mode register U1MR
00
16 1.108, 1.114,
1.120
03A9
16
UART1 bit rate generator U1BRG 1.107
03AA
16
03AB
16
UART1 transmit buffer register U1TB 1.107
03AC
16
UART1 transmit/receive control register 0 U1C0
08
16 1.109
03AD
16
UART1 transmit/receive control register 1 U1C1
02
16 1.110
03AE
16
03AF
16
UART1 receive buffer register U1RB 1.107
03B0
16
UART transmit/receive control register 2 UCON
0000000
1.111
03B1
16
03B2
16
03B3
16
03B4
16
Flash memory control register (Note) FMCR
0001
1.176
03B5
16
03B6
16
03B7
16
03B8
16
DMA0 request cause select register DM0SL
00
16 1.60
03B9
16
03BA
16
DMA1 DM1SL
00
16 1.61
03BB
16
03BC
16
03BD
16
CRC data register CRCD 1.164
03BE
16
CRC input register CRCIN 1.164
? = Undefined
1-20
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Special Function Registers
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.9. Location and value after reset of peripheral unit control registers (5)
Value after ResetSFR
Address Register Name Acronym
b7 b6 b5 b4 b3 b2 b1 b0
Page Number
03C016
03C116 A-D register 0 AD0 1.154
03C216
03C316 A-D register 1 AD1 1.154
03C416
03C516 A-D register 2 AD2 1.154
03C616
03C716 A-D register 3 AD3 1.154
03C816
03C916 A-D register 4 AD4 1.154
03CA16
03CB16 A-D register 5 AD5 1.154
03CC16
03CD16 A-D register 6 AD6 1.154
03CE16
03CF16 A-D register 7 AD7 1.154
03D016
03D116
03D216
03D316
03D416 A-D control register 2 ADCON2
0000
0
1.154
03D516
03D616 A-D control register 0 ADCON0
00000
1.153, 1.155,
1.156, 1.157,
1.158, 1.159
03D716 A-D control register 1 ADCON1
0016
1.153, 1.155,
1.156, 1.157,
1.158, 1.159
03D816 D-A register 0 DA0 1.163
03D916
03DA16 D-A register 1 DA1 1.163
03DB16
03DC16 D-A control register DACON
0016
1.163
03DD16
03DE16
03DF16
03E016
03E116
03E216
03E316
03E416
03E516 Port P3 P3 1.170
03E616
03E716 Port P3 direction register PD3
00
16
1.170
03E816 Port P4 P4 1.170
03E916
03EA16 Port P4 direction register PD4
00
16
1.170
03EB16
03EC16 Port P6 P6 1.170
03ED16 Port P7 P7 1.170
03EE16 Port P6 direction register PD6
00
16
1.170
03EF16 Port P7 direction register PD7
00
16
1.170
03F016 Port P8 P8
000000
0
1.170
03F116 Port P9 P9 1.170
03F216 Port P8 direction register PD8
0 0000
0
1.170
03F316 Port P9 direction register PD9
00
16
1.170
03F416 Port P10 P10 1.170
03F516
03F616 Port P10 direction register PD10
00
16
1.170
03F716
03F816
03F916
03FA16
03FB16
03FC16 Pull-up control register 0 PUR0
00
16
1.171
03FD16 Pull-up control register 1 PUR1
00
16
1.171
03FE16 Pull-up control register 2 PUR2
00
16
1.171
03FF16 Real-time port control register RTP
000
0
1.83
? = Undefined
Table 1.8. Location and value after reset of peripheral unit control registers (4)
1-21
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Software Reset
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Software Reset
Writing “1” to bit 3 of the processor mode register 0 (address 000416) applies a (software) reset to the
microcomputer. A software reset has the same effect as a hardware reset. The contents of internal RAM
are preserved.
Figure 1.10 shows processor mode register 0 and 1.
Fig. 1.10. Processor mode register 0 and 1
Note : Set bit 1 of the protect register (address 000A16 ) to “1” when writing new values
Processor mode register 1 (Note )
Symbol Address When reset
PM1 000516 0XXXXX002
Bit name FunctionBit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
Nothing is assigned.
Reserved bit Must always be set to “0”
0
Processor mode register 0 (Note)
Symbol Address When reset
PM0 000416 0016
Bit name FunctionBit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
PM03 Software reset bit
The device is reset when this bit is set
to “1”. The value of this bit is “0” when
read.
Note : Set bit 1 of the protect register (address 000A 16) to “1” when writing new
values to this register.
000
Nothing is assigned.
Nothing is assigned.
Reserved bit Must always be set to "0"
O O
Write "0" when writing to this these bits. If read, the value is indeterminate.
PM17 Wait bit 0 : No wait state
1 : Wait state inserted
00
to this register.
Write "0" when writing to this these bits. If read, the value is indeterminate.
Write "0" when writing to this these bits. If read, the value is indeterminate.
1-22
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Generating Circuit
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Clock generating Circuit
The clock generating circuit contains two oscillator circuits that supply the operating clock sources to
the CPU and internal peripheral units. Table 1.10 shows some examples of the main clock and
subclock generating circuits.
Table 1.10. Main clock and sub-clock generating circuits
Figure 1.11 shows some examples of the main clock circuit, one using an oscillator connected to the
circuit, and the other one using an externally derived clock for input. Figure 1.12 shows some ex-
amples of sub-clock circuits, one using an oscillator connected to the circuit, and the other one using
an externally derived clock for input. Circuit constants in Figures 1.11 and 1.12 vary with each oscil-
lator used. Use the values recommended by the manufacturer of your oscillator.
Note: Max. voltage is the same as VDC
Main clock generating circuit Sub-clock generating circuit
Use of clock Operating clock source for CPU
Operating clock source for Internal
peripheral
Operating clock source
Count clock source for Timers A/B
Operating clock source for LCD
Usable oscillator Ceramic or crystal oscillator Crystal oscillator
Pins to connect oscillator Xin, Xout Xcin, Xcout
Oscillation stop/restart function Available Available
Oscillator status immediately
after Reset
Oscillating Stopped
Other Externally derived clock can be input (Note)
Fig. 1.11. Examples of main clock
Microcomputer
X
in
X
out
Externally derived clock
Open
Vcc
Vss
Microcomputer
(Built-in feedback resistor)
X
in
X
out
R
d
C
in
C
out
(Note)
Note: Insert a damping resistor if required. The resistance will vary depending on the oscillator and the oscillation drive
capacity setting. Use the value recommended by the maker of the oscillator.
When the oscillation drive capacity is set to low, check that oscillation is stable. Also, if the oscillator manufacturer's
data sheet specifies that a feedback resistor be added external to the chip, insert a feedback resistor between X
in
and X
out
following the instruction.
1-23
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Generating Circuit
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.13. Clock generating circuit
Fig. 1.12. Examples of sub-clock
Figure 1.13 shows a block diagram of the clock generating circuit.
Microcomputer
X
cin
X
cout
Externally derived clock
Open
VDC
(Note 2)
Vss
Note 1: Insert a damping resistor if required. The resistance will vary depending on the oscillator and the oscillation drive
capacity setting. Use the value recommended by the maker of the oscillator.
When the oscillation drive capacity is set to low, check that oscillation is stable. Also, if the oscillator manufacturer's
data sheet specifies that a feedback resistor be added external to the chip, insert a feedback resistor between Xcin
and Xcout following the instruction.
Microcomputer
(Built-in feedback resistor)
X
cin
X
cout
R
C
cin
C
cout
(Note 1)
Note 2: Reference XCin to VDC supply.
Sub clock
CM04
f
C32
CM0i : Bit i at address 0006
16
CM1i : Bit i at address 0007
16
WDCi : Bit i at address 000F
16
X
CIN
CM10 "1"
Write signal
1/32
X
COUT
Q
S
R
WAIT instruction
X
OUT
Main clock
CM05
f
C
CM02
f
1
QS
R
NMI
Interrupt request
level judgment
output
RESET
Software reset f
C
CM07=0
CM07=1
f
AD
Divider
ad
1/2 1/2 1/2 1/2
CM06=0
CM17,CM16=00
CM06=0
CM17,CM16=01
CM06=0
CM17,CM16=10
CM06=1
CM06=0
CM17,CM16=11
d
a
Details of divider
X
IN
f
8
f
32
c
b
b
1/2
c
BCLK
f
C132
f
C1
CM14=0
CM14=1
1-24
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Generating Circuit
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
The following paragraphs describes the clocks generated by the clock generating circuit.
(1) Main clock
The main clock is generated by the main clock oscillation circuit. After a reset, the clock is divided by 8 to
the BCLK. The clock can be stopped using the main clock stop bit (bit 5 at address 000616). Stopping the
clock, after switching the operating clock source of CPU to the sub-clock, reduces the power dissipation.
After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the main clock
oscillation circuit can be reduced using the XIN-XOUT drive capacity select bit (bit 5 at address 000716).
Reducing the drive capacity of the main clock oscillation circuit reduces the power dissipation. This bit
changes to “1” when shifting from high-speed/medium-speed mode to stop mode and at a reset. When
shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
(2) Sub-clock
The sub-clock is generated by the sub-clock oscillation circuit. No sub-clock is generated after a reset. After
oscillation is started using the port Xc select bit (bit 4 at address 000616), the sub-clock can be selected as
the BCLK by using the system clock select bit (bit 7 at address 000616). However, be sure that the sub-clock
oscillation has fully stabilized before switching.
After the oscillation of the sub-clock oscillation circuit has stabilized, the drive capacity of the sub-clock
oscillation circuit can be reduced using the XCIN-XCOUT drive capacity select bit (bit 3 at address 000616).
Reducing the drive capacity of the sub-clock oscillation circuit reduces the power dissipation. This bit changes
to “1” when shifting to stop mode and at a reset.
(3) BCLK
The BCLK is the clock that drives the CPU, and is fc or the clock is derived by dividing the main clock by 1, 2,
4, 8, or 16. The BCLK is derived by dividing the main clock by 8 after a reset.
The main clock division select bit 0(bit 6 at address 000616) changes to “1” when shifting from high-speed/
medium-speed to stop mode and at reset. When shifting from low-speed/low power dissipation mode to stop
mode, the value before stop mode is retained.
(4) Peripheral function clock (f1, f8, f32, fAD)
The clock for the peripheral devices is derived from the main clock or by dividing it by 1, 8, or 32. The periph-
eral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop
bit (bit 2 at 000616) to “1” and then executing a WAIT instruction.
(5) fC132
This clock is derived by dividing the sub-clock by 1 or 32. The clock is selected by fC132 clock select bit (bit4
at address 000716). It is used for the Timer A and Timer B counts, intermittent pull up operation of key input.
(6) fC
This clock has the same frequency as the sub-clock. It is used for the BCLK and for the Watchdog timer.
Figure 1.14 shows the system clock control registers 0 and 1.
1-25
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Generating Circuit
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.14. Clock control registers 0 and 1
System clock control register 0 (Note 1)
Symbol Address When reset
CM0 0006
16
48
16
Bit name FunctionBit symbol
b7 b6 b5 b4 b3 b2 b1 b0
0 0 : I/O port P7
5
0 1 : f
C1
output
1 0 : f
1
output
1 1 : Clock divide counter output
b1 b0
CM07
CM05
CM04
CM03
CM01
CM02
CM00
CM06
Clock output function
select bits
WAIT peripheral function
clock stop bit 0 : Do not stop peripheral function clock in wait mode
1 : Stop peripheral function clock in wait mode (Note 7)
Xcin-Xout drive capacity
select bit (Note 2) 0 : LOW
1 : HIGH
0 : I/O port
1 : Xcin - Xcout generation
Main clock (X
in
-X
out
)
stop bit (Note 3, 4) 0 : Main clock on
1 : Main clock off
Main clock division select
bit 0 (Note 6) 0 : CM16 and CM17 valid
1 : Division by 8 mode
System clock select bit
(Note 5) 0 : Xin, Xout
Xcin, Xcout1 :
Note 1: Set bit 0 of the protect register (address 000A
16
) to "1" before writing to this register.
Note 2: Changes to "1" when shifting to stop mode and at a reset.
Note 3: When inputting external clock, only clock oscillation buffer is stopped and clock input is acceptable.
Note 4: If this bit is set to "1", X
out
turns "H". The built-in feedback resistor remains being connected, so X
IN
turns
pulled up to X
out
("H") via the feedback resistor.
Note 5: Set subclock (X
cin
- X
cout
) enable bit (CM04) to "1" and allow the subclock to stabilize before setting CM07 from
from "0" to "1". Do not write to both bits at the same time. Likewise, set the main clock stop bit (CM05) to "0" and
allow the subclock to stabilize before settng CM07 bit from "1" to "0".
Note 6: This bit changes to "1" when shifting from high-speed/medium-speed mode to stop mode and at a reset. When
shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
Note 7: f
C
, f
C132
, f
C1
, f
C32
is not included.
System clock control register 1 (Note 1)
Symbol Address When reset
CM1 0007
16
20
16
Bit name FunctionBit symbol
b7 b6 b5 b4 b3 b2 b1 b0
CM10 All clock stop control bit
(Note 4) 0 : Clock on
1 : All clocks off (stop mode)
Note 1: Set bit 0 of the protect register (address 000A
16
) to "1" before writing to this register.
Note 2: This bit changes to "1" when shifting from high-speed/medium-speed mode to stop mode and at a reset. When
shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
Note 3: Can be selected when bit 6 of the system clock control register 0 (address 0006
16
) is "0". If "1", division mode is
fixed at 8.
Note 4: If this bit is set to "1", X
out
goes "H", and the built-in feedback resistor is cut off. Xcin and Xcout goes into high
CM15 X
in
-X
out
drive capacity
select bit (Note 2) 0 : LOW
1 : HIGH
WR
WR
CM16
CM17
Main clock division
select bit 1 (Note 3) 0 0 : No division mode
0 1 : Division by 2 mode
1 0 : Division by 4 mode
1 1 : Division by 16 mode
b7 b6
0
Reserved bit Always set to "0"
00
CM14 f
C132
clock select bit 0 : f
C32
1 : f
C1
Port Xc Select Bit
impedance state.
1-26
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Output
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.15. Block diagram of clock output
Fig. 1.16. Clock divided counter related register
Clock Output
The M30222 provides for a clock output signal (P73/CLKOUT pin) of user defined frequency. The clock
output function select bit (CM00, CM01) allows you to choose the clock source from f1, fC1, or a divide-by-
n clock for output to the P73/CLKOUT pin. The clock divide counter is an 8-bit counter whose count source
is f32, and its divide ratio can be set in the range of 0016 to FF16. Also, the clock divided counter can be
controlled for start or stop by the clock divide counter start flag. Figure 1.15 shows a block diagram of
clock output. Figure 1.16 shows a clock divided counter related register.
Clock source
selection
Reload register (8)
Low-order 8 bits
Data bus low-order bits
P75
f1
fC1
1/2
Division n+1 n=00
16
to FF
16
Clock divided counter (8)
Example:
When f(X
IN
)=10MHz, count source = f
32
n=07
16 :
approx. 19.5kHz
n=26
:
approx. 4.0kHz
n=4D
:
approx. 2.0kHz
n=9B
:
approx. 1.0kHz
P75/CLKOUT
f32
Address 036E
16
16
16
16
Clock divided counter Symbol Address When reset
CDC 036E
16
XX
16
Function Values that can be set
WR
b7 b0
8-bit timer 00
16
to FF
16
Clock divided counter control register
Symbol Address When reset
CDCC 036C
16
0XXXXXXX
2
FunctionBit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
CDCS
Bit name
Clock divided counter
start flg 0 : Stop
1 : Start
Nothing is assigned. Write "0" when writing to these bits.
When read, the value is indeterminate.
1-27
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Wait Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Wait Mode
When a WAIT instruction is executed, the BCLK stops and the microcomputer enters the wait mode. In
this mode, oscillation continues but the BCLK and Watchdog timer stop. Writing “1” to the WAIT periph-
eral function clock stop bit and executing a WAIT instruction stops the clock being supplied to the
internal peripheral functions, allowing power dissipation to be reduced. Table 1.11 shows the status of
the ports in wait mode.
Wait mode is cancelled by a hardware reset or an interrupt. If an interrupt is used to cancel wait mode,
the microcomputer restarts from the interrupt routine using as BCLK, the clock that had been selected
when the WAIT instruction was executed.
Usage Precautions
When switching to either wait mode or stop mode, instructions occupying four bytes either from the
WAIT instruction or from the instruction that sets the every-clock stop bit to “1” within the instruction
queue are prefetched and then the program stops. So put at least four NOPs in succession either to
the WAIT instruction or to the instruction that sets the every-clock stop bit to “1”.
Port
CLKOUT/
P7
5
Pin
When f
C
1 selected
When f1, clock divided
counter output selected
Single-chip mode
Retainsstatus before wait mode
Does not stop
Mode
Retains status before stop mode.
Does not stop when the WAIT
peripheral function clock stop bit is "0".
When the WAIT peripheral function
clock stop bit is "1", the status im-
mediately prior to entering wait mode
is maintained.
Table 1.11. Port Status during wait mode
1-28
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Stop Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Stop Mode
Writing "1" to all-clock stop control bit (bit 0 at address 000716) stops all oscillation and the microcom-
puter enters stop mode. In stop mode, the content of the internal RAM is retained provided that VCC
remains above 2V.
Because the oscillation , BCLK, f1 to f32, fC, fC132, fC1, fC32 and fAD stops in stop mode, peripheral
functions such as the A-D converter and watchdog timer do not function. However, Timer A and Timer
B operate provided that the event counter mode is set to an external pulse, and UART0 to UART2
functions provided an external clock is selected. Table 1.12 shows the status of the ports in stop mode.
Stop mode is cancelled by a hardware reset or an interrupt. If an interrupt is to be used to cancel stop
mode, that interrupt must first have been enabled. If coming out of stop mode is caused by an interrupt,
that interrupt routine is executed.
When shifting from high-speed/medium-speed mode to stop mode and at a reset, the main clock divi-
sion select bit 0 (bit 6 at address 000616) is set to “1”. When shifting from low-speed/low power dissipa-
tion mode to stop mode, the value before stop mode is retained.
Usage Precautions
(1) When returning from stop mode by hardware reset, RESET pin must be set to “L” level until main
clock oscillation is stabilized.
(2) When switching to either wait mode or stop mode, instructions occupying four bytes either from the
WAIT instruction or from the instruction that sets the every-clock stop bit to “1” within the instruction
queue are prefetched and then the program stops. Put at least four NOPs in succession either to the
WAIT instruction or to the instruction that sets the every-clock stop bit to “1”.
Table 1.12 Port status during stop mode
Pin Status
Port
CLKOUT/
P75
When fc1 selected
When f1, clock divided
output selected
Retains status before stop mode
"H"
Retains status before stop mode
Mode
1-29
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Status Transition of BCLK
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Status Transition Of BCLK
Power dissipation can be reduced and low-voltage operation achieved by changing the count source for
BCLK. Table 1.13 shows the operating modes corresponding to the settings of system clock control
registers 0 and 1.
When reset, the device starts in division by 8 mode. The main clock division select bit 0(bit 6 at address
000616) changes to “1” when shifting from high-speed/medium-speed to stop mode and at a reset. When
shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
The following shows the operational modes of BCLK.
(1) Division by 2 mode
The main clock is divided by 2 to obtain the BCLK.
(2) Division by 4 mode
The main clock is divided by 4 to obtain the BCLK.
(3) Division by 8 mode
The main clock is divided by 8 to obtain the BCLK. When reset, the device starts operating from this
mode. Before the user can go from this mode to no division mode, division by 2 mode, or division by 4
mode, the main clock must be oscillating stably. When going to low-speed or lower power consumption
mode, make sure the sub-clock is oscillating stably.
(4) Division by 16 mode
The main clock is divided by 16 to obtain the BCLK.
(5) No-division mode
The main clock is divided by 1 to obtain the BCLK.
(6) Low-speed mode
fC is used as the BCLK. Note that oscillation of both the main and sub-clocks must have stabilized before
transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after the sub-
clock starts. Therefore, the program must be written to wait until this clock has stabilized immediately
after powering up and after stop mode is cancelled.
(7) Low power dissipation mode
fC is the BCLK and the main clock is stopped.
Note : Before the count source for BCLK can be changed from XIN to XCIN or vice versa, the clock to which
the count source is going to be switched must be oscillating stably. Allow time in software for
the source to stabilize before switching over the clock.
1-30
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Status Transition of BCLK
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.13. Operating modes dictated by settings of system clock control registers 0 and 1
CM17 CM16 CM07 CM06 CM05 CM04 BCLK operating mode
01000Invalid Divide by 2
10000Invalid Divide by 4
Invalid Invalid 0 1 0 Invalid Divide by 8
11000Invalid Divide by 16
01000Invalid None
Invalid Invalid 1 Invalid 0 1 Low-speed
Invalid Invalid 1 Invalid 1 1 Low power dissipation
1-31
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Voltage Down Converter
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Voltage Down Converter
The Voltage Down Converter (VDC) is a bandgap reference based voltage regulator used for generating
a low-voltage supply. The VDC block inputs the external supply VCC (up to 5.5 volts) and generates a 3.3-
volt (nominal) supply (VDD). Table 1.14 describes the specified voltage regulation. The VDC is pro-
grammable in terms of drive limit and power level. In low power mode, the VDC can source up to 20mA
and uses less than 10uA bias current. In high-power mode, the VDC can source up to 200mA. There is
a programmable option to limit the current of the VDC in high-power mode to about 80mA. The VDC
default state (from reset) is high-power mode with current limiting enabled. The current limiting is en-
abled at reset in order to avoid a large in-rush current to an external hold capacitor (required) on the
VDC pin. Once the external hold capacitor is charged, the current limiter can be disabled in software.
Figures 1.17 and 1.18 describe the programmable features of the VDC. The external hold capacitor is
required to stabilize the VDC and to minimize voltage ripple on the 3.3 volt supply during operation.
Table 1.15 describes the external hold capacitor requirements.
Table 1.15. Required External Components
Figure 1.17. VDC Control/Status Register
Component Value Material
External Hold Capacitor 0.1µF +/- 20% Ceramic
Table 1.14. VDC voltage regulations
Signal Description
Package Supply (Vcc) Range: 2.7v to 5.5v (input to VDC)
Internal Supply (Vdd) 3.3v (nominal) +/- 10% (output from VDC) OR
Vcc - 200mV @ Icc(AVG) <15 mA (Note)
Note: Whichever is smaller
Voltage Down Converter control register
Symbol Address When reset
VDCC 0018
16
XXX00X00
2
b7 b6 b5 b4 b3 b2 b1 b0
HPOWER
VDCC0 0 0 : VDC enabled
0 1 : Reserved
1 0 : Reserved
1 1 : VDC disabled
b1 b0
VDCC1
ILIMEN
Nothing is assigned. Write "0" when writing to these bits. If read, the
Function
Bit symbol WR
_ _
_
0 : Current limit enabled
1 : Current limit disabled
0 : High power
1 : Low pow er
value is indeterminate.
Nothing is assigned. Write "0" when writing to this bit. If read, the
value is indeterminate. _
1-32
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Voltage Down Converter
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.18. VDC Functional block diagram
(0)
(1)
EN
Vcc CURRENT
LIMIT
HIGH POWER REGULATOR
BANDGAP
REFERENCE
EXTERNAL
SUPPLY (5 V)
Vcc
(0)
(1)
EN
Vcc
LOW POWER REGULATOR
VDCC0
VDCC1
HPOWER
ILIMEN
EXTERNAL
HOLD CAPACITOR
0.1 µ F
3.3 V SUPPLY
VDC
Control
Status
Register
VDC Pin
(1.22V)
1-33
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Power Control
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Power control
The following is a description of the three available power control modes:
Modes
Power control is available in three modes.
(a) Normal operation mode
• High-speed mode
Divide-by-1 frequency of the main clock becomes the BCLK. The CPU operates with the internal clock
selected. Each peripheral function operates according to its assigned clock.
• Medium-speed mode
Divide-by-2, divide-by-4, divide-by-8, or divide-by-16 frequency of the main clock becomes the BCLK. The CPU
operates according to the internal clock selected. Each peripheral function operates according to its as-
signed clock.
• Low-speed mode
fC becomes the BCLK. The CPU operates according to the fc clock. The fc clock is supplied by the secondary
clock. Each peripheral function operates according to its assigned clock.
• Low power consumption mode
The main clock operating in low-speed mode is stopped. The CPU operates according to the fC clock. The
fc clock is supplied by the secondary clock. The only peripheral functions that operate are those with the sub-
clock selected as the count source.
(b) Wait mode
The CPU operation is stopped. The oscillators do not stop.
(c) Stop mode
All oscillators stop. The CPU and all built-in peripheral functions stop. This mode, among the three modes
listed here, is the most effective in decreasing power consumption.
Figure 1.19 is the state transition diagram of the above modes.
1-34
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Power Control
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.19. State Transition diagram of power control mode
All oscillators stopped
Stop Mode Medium-speed mode
(divided-by-8 mode)
RESET
Normal Mode
WAIT
instruction
Interrupt
WAIT
instruction
Interrupt
CM10 = "1"
CM10 = "1"
Interrupt
Interrupt
State Transitions for Stop and Wait modes
Main clock is oscillating
Sub clock is stopped
Medium-speed mode
(divided-by-8 mode)
BCLK : f(Xin )/8
CM07 = "0" CM06 = "1"
High-speed mode
BCLK ; f(Xin )
CM07 = "0" CM06 = "0"
CM17 = "0" CM16 = "0"
Medium-speed mode
(divided-by-4 mode)
BCLK : f(Xin )/4
CM07 = "0" CM06 = "0"
CM17 = "1" CM16 = "0"
BCLK ; f(Xin )/2
CM07 = "0" CM06 = "0"
CM17 = "0" CM16 = "1"
Medium-speed mode
(divided-by-2 mode)
Medium-speed mode
(divided-by-16 mode)
BCLK : f(Xin )/4
CM07 = "0" CM06 = "0"
CM17 = "1" CM16 = "1"
Medium-speed mode
(divided-by-8 mode)
BCLK : f(Xin )/8
CM07 = "0"
CM06 = "1"
High-speed mode
BCLK ; f(Xin )
CM07 = "0" CM06 = "0"
CM17 = "0" CM16 = "0"
Medium-speed mode
(divided-by-4 mode)
BCLK : f(Xin )/4
CM07 = "0" CM06 = "0"
CM17 = "1" CM16 = "0"
BCLK ; f(Xin )/2
CM07 = "0" CM06 = "0"
CM17 = "0" CM16 = "1"
Medium-speed mode
(divided-by-2 mode)
Medium-speed mode
(divided-by-16 mode)
BCLK : f(Xin )/4
CM07 = "0" CM06 = "0"
CM17 = "1" CM16 = "1"
CM04 = "0" Main clock is oscillating
Sub clock is stopped CM04 = "1"
Main clock is oscillating
Sub clock is oscillating
CM06 = "0"
(Notes 1, 3) CM07 = "0" (Note 1)
CM06 = "0" (Note 3)
CM04 = "1"
CM07 = "1" (Note 2)
CM05 = "1"
CM05 = "0"
CM04 = "1" (Notes 1, 3)
CM04 = "0"
CM06 = "1"
CM07 = "0"
(Note 1, 3)
CM07 = "1"
(Note 2)
CM07 = "0" (Note 1)
CM06 = "1"
CM04 = "0"
All oscillators stopped
Stop Mode
All oscillators stopped
Stop Mode
High speed /
Medium-speed mode
Low-speed / Low power
dissipation mode
CPU operation stopped
Wait mode
CPU operation stopped
Wait mode
CPU operation stopped
Wait mode
CM10 =
"1"
WAIT
instruction
Interrupt
Main clock is oscillating
Sub clock is oscillating
Low-speed mode
BCLK : f(X
cin
)
CM07 = "1"
BCLK : f(X
cin
)
CM07 = "1"
Main clock is stopped
Sub clock is oscillating
Low-power dissipation mode
CM05 = "1"
Note 1: Switch clock after oscillation of main clock is sufficiently stable.
Note 2: Switch clock after oscillation of sub clock is sufficiently stable.
Note 3: Change CM06 after changing CM17 and CM16.
Note 4: Transit in accordance with arrow.
State Transitions for normal mode
Under
development
1-35
Specifications in this manual are tentative and subject to change
Rev. H
Software Wait
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Software wait
A software wait can be inserted by setting the wait bit (bit 7) of the processor mode register 1 (address
000516) (Note) and bits 4 to 7 of the chip select control register (address 000816).
A software wait is inserted in the internal ROM/RAM area by setting the wait bit of the processor mode
register 1. When set to “0”, each bus cycle is executed in one BCLK cycle. When set to “1”, each bus
cycle is executed in two or three BCLK cycles. After the microcomputer has been reset, this bit defaults
to “0”. When set to “1”, a wait is applied to all memory areas (two or three BCLK cycles), regardless of
the contents of bits 4 to 7 of the chip select control register. Set this bit after referring to the recom-
mended operating conditions (main clock input oscillation frequency) of the electric characteristics.
The SFR area is always accessed in two BCLK cycles regardless of the setting of these control bits.
Table 1.16 shows the software wait and bus cycles.
Note: Before attempting to change the contents of the processor mode register 1, set bit 1 of the protect
register (address 000A16) to “1”.
Table 1.16. Software wait and bus cycles
Area Wait bit Bus cycle
02 BCLK cycles
SFR
Internal
ROM/RAM 1
1 BCLK cycle
Invalid 2 BCLK cycles
1-36
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Protection
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.20. Protect register
Protection
The protection function is provided so that the values in important registers cannot be changed in the event
that the program runs out of control. Figure 1.20 shows the protect register. The values in the processor
mode register 0 (address 000416), processor mode register 1 (address 000516), system clock control
register 0 (address 000616), system clock control register 1 (address 000716), Port P9 direction register
(address 03F316) and VDC control register (address 001816)can only be changed when the respective bit
in the protect register is set to “1”.
The system clock control registers 0 and 1 write-enable bit (bit 0 at 000A16) and processor mode register
0 and 1 write-enable bit (bit 1 at 000A16) do not automatically return to “0” after a value has been written to
an address. The program must therefore be written to return these bits to “0”.
Protect register
Symbol Address When reset
PRCR 000A16 XXXX00002
Bit nameBit symbol
b7 b6 b5 b4 b3 b2 b1 b0
0 : Write-inhibited
1 : Write-enabled
PRC1
PRC0
PRC2
Enables writing to processor mode
registers 0 and 1 (addresses 0004
16
and 0005
16
)
Function
0 : Write-inhibited
1 : Write-enabled
Enables writing to system clock
control registers 0 and 1 (addresses
0006
16
and 0007
16
)
Enables writing to Port P9 direction
register (address 03F3
16
) and SI/Oi
control register (i=3,4) (addresses
0362
16
and 0366
16
) (Note
)
0 : Write-inhibited
1 : Write-enabled
WR
Nothing is assigned.
Note: Writing a value to these addresses after “1” is written to this bit returns the bit
to “0” . Other bits do not automatically retur n to “0” and they must
therefore be reset by the program
PRC3 0 : Write-inhibited
1 : Write-enabled
Enables writing to VDC control
register (address 001816)
O O
Write "0" when writing to these bits. If read, the value is indeterminate.
1-37
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Overview of Interrupts
Types of Interrupts
Figure 1.21 lists the types of interrupts.
• Maskable interrupt : An interrupt which can be enabled (disabled) by the interrupt enable flag (I
flag) or whose interrupt priority can be changed by priority level.
• Non-maskable interrupt : An interrupt which cannot be enabled (disabled) by the interrupt enable
flag (I flag) or whose interrupt priority cannot be changed by priority level.
Figure 1.21. Classification of interrupts
Software Interrupts
A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable
interrupts.
• Undefined instruction interrupt
An undefined instruction interrupt occurs when executing the UND instruction.
• Overflow interrupt
An overflow interrupt occurs when an executing arithmetic instruction overflows. The following instruc-
tions will set an O flag when an overflow occurs :
ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB
• BRK interrupt
A BRK interrupt occurs when executing the BRK instruction.
• INT interrupt
An INT interrupt occurs when specifying one of the software interrupt numbers 0 through 63 and execut-
ing the INT instruction. Software interrupt numbers 0 through 31 are assigned to peripheral I/O inter-
rupts, so executing the INT instruction executes the same interrupt routine as the peripheral I/O interrupt.
The stack pointer (SP), used for the INT interrupt, is dependent on which software interrupt number is
selected.
As far as software interrupt numbers 0 through 31 are concerned, the microcomputer saves the stack
pointer assignment flag (U flag) when it accepts an interrupt request. The U flag is set to "0" selecting the
interrupt stack pointer then the interrupt sequence is executed. When returning from the interrupt routine,
the U flag is returned to its previous state before accepting the interrupt request.
As far as software numbers 32 through 63 are concerned, the stack pointer does not change.
Interrupt
Software
Hardware
Special
Per ipheral I/O (Note)
Undefined instruction (UND instruction)
Overflow (INTO instruction)
BRK instruction
INT instruction
Reset
NMI
DBC
Watchdog timer
Single step
Address matched
Note: Peripheral I/Ointerruptsare generated bythe peripheral functionsbuiltinto the microcomputer system.
1-38
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Hardware Interrupts
Hardware interrupts are classified into two types — special interrupts and peripheral I/O interrupts.
(1) Special interrupts
Special interrupts are non-maskable interrupts.
• Reset
Reset occurs if an “L” is input to the RESET pin.
• NMI interrupt
An NMI interrupt occurs if an “L” is input to the NMI pin.
• DBC interrupt
This interrupt is exclusively for the debugger, do not use it in other circumstances.
• Watchdog timer interrupt
Generated by the watchdog timer.
• Single-step interrupt
This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug flag (D
flag) set to “1”, a single-step interrupt occurs after one instruction is executed.
• Address match interrupt
An address match interrupt occurs immediately before the instruction held in the address indicated by the
address match interrupt register is executed with the address match interrupt enable bit set to “1”. If an
address other than the first address of the instruction in the address match interrupt register is set, no
address match interrupt occurs.
(2) Peripheral I/O interrupts
A peripheral I/O interrupt is generated by one of built-in peripheral functions. Built-in peripheral functions
are dependent on classes of products, so the interrupt factors too are dependent on classes of products.
The interrupt vector table is the same as the one for software interrupt numbers 0 through 31 the INT
instruction uses. Peripheral I/O interrupts are maskable interrupts.
• Bus collision detection interrupt
This is an interrupt that the serial I/O bus collision detection generates.
• DMA0 interrupt, DMA1 interrupt
These are interrupts that DMA generates.
• Key-input interrupt
A key-input interrupt occurs if an “L” is input to the KI pin.
• A-D conversion interrupt
This is an interrupt that the A-D converter generates.
• SIO3, SIO4 interrupt
These are the interrupts for SIO3, SIO4
• UART0, UART1, UART2/NACK transmission interrupt
These are interrupts that the serial I/O transmission generates.
• UART0, UART1, UART2/ACK reception interrupt
These are interrupts that the serial I/O reception generates.
• Timer A0 interrupt through Timer A4 interrupt
These are interrupts that Timer A generates
• Timer B0 interrupt through Timer B5 interrupt
These are interrupts that Timer B generates.
• INT0 interrupt through INT7 interrupt
An INT interrupt occurs if either a rising edge or a falling edge or a both edge is input to one of the INT pins.
1-39
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Interrupts and Interrupt Vector Tables
If an interrupt request is accepted, program execution branches to the interrupt routine set in the
interrupt vector table. Set the first address of the interrupt routine in each vector table. Figure 1.22
shows the format for specifying the address.
Two types of interrupt vector tables are available — fixed vector table in which addresses are fixed
and variable vector table in which addresses can be varied by the setting.
Fixed vector tables
The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area
extending from FFFDC16 to FFFFF16. One vector table comprises four bytes. Set the first address of
interrupt routine in each vector table. Table 1.17 shows the interrupts assigned to the fixed vector tables and
addresses of vector tables.
Figure 1.22. Format for specifying interrupt vector addresses
Table 1.17. Interrupts assigned to the fixed vector tables and addresses of vector tables
Mid address
Low address
0 0 0 0 High address
0 0 0 0 0 0 0 0
Vector address + 0
Vector address + 1
Vector address + 2
Vector address
+ 3
LSB
MSB
Interrupt source Vector table addresses Remarks
Address(L)toaddress(H)
Undefined instruction FFFDC
16
to FFFDF
16
Interrupt on UND instruction
Overflow FFFE0
16
to FFFE3
16
Interrupt on overflow
BRK instruction FFFE4
16
to FFFE7
16
Ifthisvector containsFFFFF
16, program execution starts from
the addressshownby the vector in thevariable vector table
Address match FFFE8
16
to FFFEB
16
Requires address-matching interrupt enable bit
Single step (Note) FFFEC
16
to FFFEF
16
Do not use
Watchdog timer FFFF0
16
to FFFF3
16
DBC (Note) FFFF4
16
to FFFF7
16
Do not use
NMI FFFF8
16
to FFFFB
16
External interrupt by input to NMI pin
Reset FFFFC
16
to FFFFF
16
Note: Interrupts used for debugging purposes only.
1-40
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.18. Interrupts assigned to the variable vector tables and addresses of vector tables
Software interrupt number Interrupt source
Vector table address
Address (L) to address (H) Remarks
Not masked by I flag
+0 to +3 (Note 1) BRK instruction
Software interrupt number 0
+44 to +47 (Note 1) Software interrupt number 11
+48 to +51 (Note 1)Software interrupt number 12
+52 to +55 (Note 1)Software interrupt number 13
+56 to +59 (Note 1)Software interrupt number 14
+68 to +71 (Note 1)Software interrupt number 17
+72 to +75 (Note 1)Software interrupt number 18
+76 to +79 (Note 1)Software interrupt number 19
+80 to +83 (Note 1)Software interrupt number 20
+84 to +87 (Note 1)Software interrupt number 21
+88 to +91 (Note 1)Software interrupt number 22
+92 to +95 (Note 1)Software interrupt number 23
+96 to +99 (Note 1)Software interrupt number 24
+100 to +103 (Note 1)Software interrupt number 25
+104 to +107 (Note 1)Software interrupt number 26
+108 to +111 (Note 1)Software interrupt number 27
+112 to +115 (Note 1)Software interrupt number 28
+116 to +119 (Note 1)Software interrupt number 29
+120 to +123 (Note 1)Software interrupt number 30
+124 to +127 (Note 1)Software interrupt number 31
+128 to +131 (Note 1)Software interrupt number 32
+252 to +255 (Note 1)Software interrupt number 63
to
Note 1: Address relative to address in interrupt table register (INTB).
Note 2: When IIC mode is selected, NACK and ACK interrupts are selected.
+40 to +43 (Note 1)Software interrupt number 10
+60 to + 63 (Note 1)Software interrupt number 15
+64 to +67 (Note 1)Software interrupt number 16
+20 to +23 (Note 1)Software interrupt number 5
+24 to +27 (Note 1)Software interrupt number 6
+28 to +31 (Note 1)Software interrupt number 7
+32 to +35 (Note 1)Software interrupt number 8
+16 to +19 (Note 1) INT3 / SIO4 (Note 3)
Software interrupt number 4
+36 to +39 (Note 1) INT6Software interrupt number 9
Timer B3
Timer B4
Timer B5
to
DMA0
DMA1
Key input interr upt
A-D
UART1 transmit
UART1 receive
UART0 transmit
UART0 receive
Timer A0
Timer A1
Timer A2
Timer A3/ INT4 (Note 3)
Timer A4 / INT5 (Note 3)
Timer B0
Timer B1
Timer B2
INT0
INT1
INT2 / SIO3 (Note 3)
Software interrupt
Bus collision detection
UART2 transmit (Note 2)
UART2 receive (Note 2)
INT7
Not masked by I flag
~
~~
~
Note 3: Selected by Interrupt Request Cause Select bit (bits 4, 5, 6, 7 at address 035F
16
)
Variable vector tables
The addresses in the variable vector table can be modified, according to the user’s settings. Before enabling
interrupts, the user msut load the INTB register with the address of the first entry in the table. The 256-byte
area subsequent to the address the INTB indicates becomes the area for the variable vector tables. One
vector table comprises four bytes. Set the first address of the interrupt routine in each vector table. Table
1.18 shows the interrupts assigned to the variable vector tables and addresses of vector tables. shows the
interrupts assigned to the variable vector tables and addresses of vector tables.
1-41
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Interrupt Control
Descriptions are given here regarding how to enable or disable maskable interrupts and how to set the
priority to be accepted. What is described here does not apply to non-maskable interrupts.
Enable or disable a maskable interrupt using the interrupt enable flag (I flag), interrupt priority level
selection bits, or processor interrupt priority level (IPL). Whether an interrupt request is present or
absent is indicated by the interrupt request bit. The interrupt request bit and the interrupt priority level
selection bit are located in the interrupt control register of each interrupt. Also, the interrupt enable
flag (I flag) and the IPL are located in the CPU flag register (FLG). Figure 1.23 shows the memory map
of the interrupt control registers.
Figure 1.23. Memory map of the interrupt control registers.
Symbol Address When reset
INTiIC(i=0 to 1) 005D
16
, 005E
16
XX000000
2
INT2IC/SI3IC 005F
16
XX000000
2
INT31C/SI4IC 0044
16
XX000000
2
INT4IC/TA3IC 0058
16
XX000000
2
INT5/TA4IC 0059
16
XX000000
2
INTiIC(i= 6 to 7) 0049
16
, 0048
16
XX000000
2
Bit name FunctionBit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
ILVL0
IR
POL
Interrupt priority lev el
select bit
Interrupt request bit
Polarity select bit
Reserved bit
0: Interrupt not requested
1: Interrupt requested
Always set to “0”
ILVL1
ILVL2
Note 1 To rewrite the interrupt control register, do so at a point that does not generate the
interrupt request for that register. For details, see the precautions for interrupts.
Note 2: This bit can only be accessed for reset (= 0), but cannot be accessed for set (= 1).
(Note 2)
Interrupt control register
b7 b6 b5 b4 b3 b2 b1 b0
Bit name FunctionBit symbol WR
Symbol Address When reset
TBiIC(i=3 to 5) 0045
16
to 0047
16
XXXX0000
2
BCNIC 004A
16
XXXX0000
2
DMiIC(i=0, 1) 004B
16
, 004C
16
XXXX0000
2
KUPIC 004D
16
XXXX0000
2
ADIC 004E
16
XXXX0000
2
SiTIC(i=0 to 2) 0051
16
0053
16
, 004F
16
XXXX0000
2
SiRIC(i=0 to 2) 0052
16
, 0054
16
, 0050
16
XXXX0000
2
TAiIC(i=0 to 2) 0055
16
to 0057
16
XXXX0000
2
TBiIC(i=0 to 2) 005A
16
to 005C
16
XXXX0000
2
ILVL0
IR
Interrupt priority lev el
select bit
Interrupt request bit 0 : Interrupt not requested
1 : Interrupt requested
ILVL1
ILVL2
(Note 1)
Note 1: To rewrite the interrupt control register, do so at a point that does not generate the
interrupt request for that register. For details, see the precautions for interrupts.
Note 2: This bit can only be accessed for reset (= 0), but cannot be accessed for set (= 1).
0 0 0 : Level 0 (interrupt disabled)
0 0 1 : Level 1
0 1 0 : Level 2
0 1 1 : Level 3
1 0 0 : Level 4
1 0 1 : Level 5
1 1 0 : Level 6
1 1 1 : Level 7
b2 b1 b0
0 0 0 : Level 0 (interrupt disabled)
0 0 1 : Level 1
0 1 0 : Level 2
0 1 1 : Level 3
1 0 0 : Level 4
1 0 1 : Level 5
1 1 0 : Level 6
1 1 1 : Level 7
b2 b1 b0
0
(Note 2)
0: Selects falling edge
Selects rising edge
1:
Nothing is assigned.
Write "0" when writing to these bits. If read, the value is "0".
Nothing is assigned.
Write "0" when writing to these bits. If read, the value is "0".
1-42
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Interrupt Enable Flag (I flag)
The interrupt enable flag (I flag) controls the enabling and disabling of maskable interrupts. Setting this flag
to “1” enables all maskable interrupts; setting it to “0” disables all maskable interrupts. This flag is set to “0”
after reset.
Interrupt Request Bit
The interrupt request bit is set to "1" by hardware when an interrupt is requested. After the interrupt is ac-
cepted and jumps to the corresponding interrupt vector, the request bit is set to "0" by hardware. The interrupt
request bit can also be set to "0" by software. (Do not set this bit to "1").
Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)
Set the interrupt priority level using the interrupt priority level select bits, which consists of three interrupt
control register bits. When an interrupt request occurs, the interrupt priority level is compared with the IPL of
the CPU flag register. The interrupt is enabled only when the priority level of the interrupt is higher than the
IPL. Therefore, setting the interrupt priority level to “0” disables the interrupt.
Table 1.19 shows the settings of interrupt priority levels and Table 1.20 shows the interrupt levels enabled,
according to the contents of the IPL.
The following are conditions under which an interrupt is accepted:
•interrupt enable flag (I flag) = 1
•interrupt request bit = 1 (set by hardware)
•interrupt priority level > IPL
The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are
independent, and they are not affected by one another.
Table 1.19. Settings of interrupt priority levels Table 1.20. Interrupt levels enabled
according to the contents of the IPL
Interrupt priority
level select bit Interrupt priority
level Priority
order
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
Level 0 (interrupt disabled)
Level 1
Level 2
Level 3
Level 4
Level 5
Level 6
Level 7
Low
High
b2 b1 b0
Enabled interrupt priority levels
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
Interrupt levels 1 and above are enabled
Interrupt levels 2 and above are enabled
Interrupt levels 3 and above are enabled
Interrupt levels 4 and above are enabled
Interrupt levels 5 and above are enabled
Interrupt levels 6 and above are enabled
Interrupt levels 7 and above are enabled
All maskable interrupts are disabled
IPL2 IPL1 IPL0
IPL
1-43
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Modifying the interrupt control register
When modifying the interrupt control register, do so at a point that does not generate the interrupt request for
that register. If there is a possibility of the interrupt request occurring, access the interrupt control register
after the interrupt is disabled. The program examples are described below:
When modifying an interrupt control register, it is recommended to use only the instructions: AND, OR, BCLR
and BSET. Using the "MOV" or other instruction may cause an interrupt to be missed.
Example 1:
INT_SWITCH1:
FCLR I :Disable interrupts.
AND.B #00h, 0055h ;Clear TA0IC int. priority level and int. request bit.
NOP ;Four NOP instructions are required when using the HOLD function.
NOP
FSET I ;Enable interrupts.
Example 2:
INT_SWITCH2:
FCLR I :Disable interrupts.
AND.B #00h, 0055h ;Clear TA0IC int. priority level and int. request bit.
MOV.W MEM, R0 ;Dummy read.
FSET I ;Enable interrupts.
Example 3:
INT_SWITCH3:
PUSHC FLG ;Push Flag register onto stack
FCLR I ;Diable interrupts.
AND.B #00h, 0055h ;Clear TA0IC int. priority level and int. request bit.
POPC FLG ;Enable interrupts.
The reason why two NOP instructions (four using the HOLD function) or dummy read is inserted before FSET I in
Examples 1 and 2, is to prevent the interrupt enable flag I from being set before the interrupt control register is
rewritten due to the effects of the instruction queue.
1-44
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Figure 1.24. Interrupt response time
Interrupt Sequence
The interrupt sequence, described below, is performed over a period from the instant an interrupt is
accepted to the instant the interrupt routine is executed.
If an interrupt occurs during execution of an instruction, the processor determines its priority when the
execution of the instruction is completed, and transfers control to the interrupt sequence from the next
cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruc-
tion, the processor temporarily suspends the instruction being executed, and transfers control to the
interrupt sequence.
The processor carries out the following in sequence after an interrupt request:
(1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address
0000016.
(2) Saves the contents of the flag register (FLG) as it was immediately before the start of interrupt sequence
in the temporary register (Note) within the CPU.
(3) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to
“0” (the U flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63,
is executed).
(4) Saves the contents of the temporary register (Note) within the CPU in the stack area.
(5) Saves the contents of the program counter (PC) in the stack area.
(6) Sets the interrupt priority level of the accepted instruction in the IPL.
After the interrupt sequence is completed, the processor resumes executing instructions from the first address
of the interrupt routine.
Note: This register cannot be utilized by the user.
Interrupt Response Time
'Interrupt response time' is the period between the instant an interrupt occurs and the instant the first instruc-
tion within the interrupt routine has been executed. This time comprises the period from the occurrence of an
interrupt to the completion of the instruction under execution at that moment (a) and the time required for
executing the interrupt sequence (b). Figure 1.24 shows the interrupt response time.
Instruction Interrupt sequence Instruction in
interrupt routine
Time
Interrupt response time
(a) (b)
Interrupt request acknowledgedInterrupt request generated
(a) Time from interrupt request is generated to when the instruction then under execution is completed.
(b) Time in which the instruction sequence is executed.
1-45
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Time (a) is dependent on the instruction under execution. Thirty cycles is the maximum
required for the DIVX instruction (without wait).
Time (b) is as shown in Table 1.21.
Table 1.21. Time required for executing the interrupt sequence
Fig. 1.25. Time required for executing the interrupt sequence
Figure 1.25 shows the time required for executing the interrupt sequence
Variation of IPL when Interrupt Request is Accepted
If an interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.
If an interrupt request, that does not have an interrupt priority level, is accepted, one of the values shown in
Table 1.22 is set in the IPL.
Table 1.22. Relationship between interrupts without interrupt priority levels and IPL
Note 1: Add 2 cycles in the case of a DBC interrupt.
Add 1 cycle in the case of either an address coincidence interrupt or a single-step interrupt.
Note 2: If possible, locate an interrupt vector address in an even address.
Interrupt vector address Stack pointer (SP) value 16-bit bus, without wait 8-bit bus, without wait
Even Even 18 cycles (Note 1) 20 cycles (Note 1)
Even Odd 19 cycles (Note 1) 20 cycles (Note 1)
Odd (Note 2) Even 19 cycles (Note 1) 20 cycles (Note 1)
Odd (Note 2) Odd 20 cycles (Note 1) 20 cycles (Note 1)
123456789 101112
The indeterminate segment is dependent on the queue buffer.
If the queue buffer is ready to take an instruction, a read cycle occurs.
Indeterminate SP-2 contents SP-4 contents
Interrupt
information
Address 0000 Indeterminate SP-2 SP-4 PC
BCLK
Internal
Address bus
Internal
Data bus
Interrupt sources without priority levels Value set in the IPL
Watchdog timer, NMI 7
RESET 0
Other No change
1-46
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Saving Registers
In the interrupt sequence, only the contents of the flag register (FLG) and that of the program counter (PC)
are saved in the stack area.
First, the processor saves the four higher-order bits of the program counter, and 4 upper-order bits and 8
lower-order bits of the FLG register, 16 bits in total, in the stack area, then saves 16 lower-order bits of the
program counter. Figure 1.26 shows the state of the stack as it was before the acceptance of the interrupt
request, and the state the stack after the acceptance of the interrupt request.
Save other necessary registers at the beginning of the interrupt routine using software. Using the PUSHM
instruction alone can save all the registers except the stack pointer (SP).
Figure 1.26. State of stack before and after acceptance of interrupt request
Address
Content of previous stack
Stack area
[SP]
Stack pointer
value before
interrupt occurs
m
m – 1
m – 2
m – 3
m – 4
Stack status before interrupt request
is acknowledged Stack status after interrupt request
is acknowledged
Content of previous stack
m + 1
MSB LSB
m
m – 1
m – 2
m – 3
m – 4
Address
Flag register (FLG
L
)
Content of previous stack
Stack area
Flag register
(FLG
H
)Program
counter (PC
H
)
[SP]
New stack
pointer
Content of previous stack
m + 1
MSB LSB
Program counter (PC
L
)
Program counter
(PC
M
)
1-47
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
The operation of saving registers carried out in the interrupt sequence is dependent on whether the content of
the stack pointer, at the time of acceptance of an interrupt request, is even or odd. If the content of the stack
pointer (Note) is even, the content of the flag register (FLG) and the content of the program counter (PC) are
saved, 16 bits at a time. If odd, their contents are saved in two steps, 8 bits at a time. Figure 1.27 shows
the operation of the saving registers.
Note: When any INT instruction in software number 32 to 63 is executed, the stack pointer is indicated by the
U Flag, otherwise, it is the interrupt stack pointer (ISP)
(2) Stack pointer (SP) contains odd number
[SP] (Odd)
[SP] – 1 (Even)
[SP] – 2 (Odd)
[SP] – 3 (Even)
[SP] – 4 (Odd)
[SP] – 5 (Even)
Address Sequence in which order
registers are saved
(2)
(1)
Finished saving registers
in four operations.
(3)
(4)
(1) Stack pointer (SP) contains even number
[SP] (Even)
[SP] – 1 (Odd)
[SP] – 2 (Even)
[SP] – 3 (Odd)
[SP] – 4 (Even)
[SP] – 5 (Odd)
Note: [SP] denotes the initial value of the stack pointer (SP) when interrupt request is acknowledged.
After registers are saved, the SP content is [SP] minus 4.
Address
Program counter (PC
M
)
Stack area
Flag register (FLG
L
)
Program counter (PC
L
)
Sequence in which order
registers are saved
(2) Sa ved si m ultaneously,
all 16 bits
(1) Sa v ed sim ultaneously,
all 16 bits
Finished saving registers
in two operations.
Program counter (PC
M
)
Stack area
Flag register (FLG
L
)
Program counter (PC
L
)
Saved simultaneously,
all 8 bits
Flag register
(FLG
H
)Program
counter (PC
H
)
Flag register
(FLG
H
)Program
counter (PC
H
)
Figure 1.27. Operation of saving registers
1-48
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Returning from an Interrupt Routine
Executing the REIT instruction at the end of an interrupt routine returns the contents of the flag
register (FLG) as it was immediately before the start of interrupt sequence and the contents of the
program counter (PC), both of which have been saved in the stack area. Then control returns to the
program that was being executed before the acceptance of the interrupt request, so that the sus-
pended process resumes.
Return the other registers saved by software within the interrupt routine using the POPM or similar
instruction before executing the REIT instruction.
Interrupt Priority
If there are two or more interrupt requests occurring at a point in time within a single sampling (check-
ing whether interrupt requests are made), the interrupt assigned a higher priority is accepted.
Assign an arbitrary priority to maskable interrupts (peripheral I/O interrupts) using the interrupt priority
level select bits. If the same interrupt priority level is assigned, however, the interrupt assigned a
higher hardware priority is accepted.
Priorities of the special interrupts, such as Reset (dealt with as an interrupt assigned the highest
priority), watchdog timer interrupt, etc. are regulated by hardware.
Software interrupts are not affected by the interrupt priority. If an instruction is executed, control is
distributed to the interrupt routine. Figure 1.28 shows the priorities of hardware interrupts.
Reset > NMI > DBC > Watchdog timer > Peripheral I/O > Single step > Address match
Interrupt resolution circuit
When two or more interrupts are generated simultaneously, this circuit selects the interrupt with the
highest priority level. Figure 1.29 shows the circuit that judges the interrupt priority level.
Figure 1.28. Hardware interrupts priorities
1-49
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Figure 1.29. Maskable interrupts priorities (peripheral I/O interrupts)
Timer B2
Timer B0
Timer A3/INT4
Timer A1
Timer B1
Timer A4/INT5
Timer A2
UART1 reception
UART0 reception
UART2 reception/ACK
A-D conversion
DMA1
Bus collision detection
Timer A0
UART1 transmission
UART0 transmission
UART2 transmission/NACK
Key input interrupt
DMA0
INT1
INT2/SI03
INT0
Level 0 (initial value)
Priority level of each interrupt
High
Priority of peripheral I/O interrupts
(if priority levels are same)
Timer B4
INT3/SI04
Timer B3
Timer B5
INT7
Low
Interrupt enable flag (I flag)
Watchdog timer
Reset
DBC
NMI
Interrupt
request
accepted
Address match
INT6
1-50
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
INT Interrupt
INT0 to INT7 are triggered by the edges of external inputs. The edge polarity is selected using the
polarity select bit. The interrupt control registers, 005816 is used both as Timer A3 and external inter-
rupt INT4 input control register, and 005916 is used both as Timer A4 and as external interrupt INT5
input control register. Also, 005F16 is used as both SIO3 and external interrupt INT2 input control
register and 004416 is used as both SIO4 and external interrupt INT3 input control register. Use the
interrupt request cause select bits - bits 4, 5, 6 and 7 of the interrupt request cause select register 0
(address 035E16) - to specify which interrupt request cause to select. When INT4 is selected as an
interrupt source, the input port for it can be selected by bits 0 and 1 of the interrupt source select
register 0 (address 035E16). Similarly, when INT5 is selected as an interrupt source, the input port for
it can be selected by bits 2 and 3 of the interrupt source select register 0 (address 035E16). After
having set an interrupt request cause and interrupt input ports, be sure to set the corresponding
interrupt request bit to "0" before enabling an interrupt.
The interrupt control registers - 005816, 005916, 005F16, and 004416 - have the polarity-switching bit.
Be sure to set this bit to “0” to select a timer or SIO as the interrupt request cause.
The external interrupt input can be generated both at the rising edge and at the falling edge by setting
“1” in the INTi interrupt polarity switching bit of the interrupt request cause select register 1 (035F16).
To select two edges, set the polarity switching bit of the corresponding interrupt control register to
‘falling edge’ (“0”).
When INT4 input pin select bits = "11", INT4 interupt polarity switching bit = "0", and polarity select bit
= "1" of the INT4 interrupt control register, an interrupt is generated by a rising edge on the input port
when the exclusive pin is "H", as shown by "Single edge, Rise" in Figure 1.32. When the exclusive pin
is "H", interrupts can only be generated by an active transition on a single edge. The same applies to
INT5.
Figure 1.30 shows the Interrupt request cause select registers. Figure 1.31 shows the block diagram of
INT4 and INT5.
1-51
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Under
development
Figure 1.30. Interrupt request cause select register
Interrupt request cause select register 0
Bit name Fumction
Bit symbol WR
Symbol Address When reset
IFSR0 035E16 0016
IFSR00
b7 b6 b5 b4 b3 b2 b1 b0
INT4 input pin select bit
0 : Timer A3
1 : INT4
0 : Timer A4
1 : INT5
0 0 : No INT4 input
0 1 : P76 input enable
1 0 : P77 input enable
1 1 : P76, P77 input enable
0 : SIO4
1 : INT3
Interrupt request cause
select bit
IFSR01
IFSR02
IFSR03
IFSR04
IFSR05
IFSR06
IFSR07
0 0 : No INT5 input
0 1 : P80 input enable
1 0 : P81 input enable
1 1 : P80, P81 input enable
INT5 input pin select bit
Interrupt request cause
select bit
Interrupt request cause
select bit
Interrupt request cause
select bit
0 : SIO3
1 : INT2
Interrupt request cause select register 1
Bit name Function
Bit symbol WR
Symbol Address When reset
IFSR1 035F16 0016
IFSR10
b7 b6 b5 b4 b3 b2 b1 b0
INT0 interrupt polarity
swiching bit 0 : Single edge
1 : Both edges
0 :
1 :
0 :
1 :
0 :
1 :
0 :
1 :
INT1 interrupt polarity
swiching bit
INT2 interrupt polarity
swiching bit
INT3 interrupt polarity
swiching bit
INT4 interrupt polarity
swiching bit
INT5 interrupt polarity
swiching bit 0 :
1 :
IFSR11
IFSR12
IFSR13
IFSR14
IFSR15
IFSR16
IFSR17
INT6 interrupt polarity
swiching bit
INT7 interrupt polarity
swiching bit
0 :
1 :
0 :
1 :
Both edges
Both edges
Both edges
Both edges
Both edges
Both edges
Both edges
Single edge
Single edge
Single edge
Single edge
Single edge
Single edge
Single edge
1-52
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Figure 1.31. INT4 and INT5 block diagram
Figure 1.32. Typical timing of interrupts INT4 and INT5
Two edge detect
Two edge detect
INTi+1
input pin
select bit
Interrupt
request
TAiOUT/INTi+1
TAiN/INTi+1
Interrupt edge
Interrupt edge
select bit
i= 3, 4
“H”
“H”
“L”
“L”
“L”
“L”
“H”
“H”
“H”
“H”
“L”
“L”
0: Falling edge 1: Rising edge
Polarity select bit (bit4 of interrupt control register)
0: One edge 1: Two edges
INT4, INT5 interrupt polarity switching bit
(Bits 4, 5 of interrupt request cause select register 1)
1-53
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
NMI Interrupt
An NMI interrupt is generated when the input to the P83/NMI pin changes from “H” to “L”. The NMI
interrupt is a non-maskable external interrupt. The pin level can be checked in the Port P83 register
(bit 3 at address 03F016). This pin cannot be used as a normal port input. (See Interrupt Precautions
section).
Key Input Interrupt
All bits of Port 6 can be used as Key Input interrupts. Enable the interrupts using the KUPIC register,
then set the direction register of any of P60 to P67 bits for input, and a falling edge to that port will
generate a key input interrupt. A key input interrupt can also be used as a key-on wakeup function for
cancelling the wait mode or stop mode.
Figure 1.33 shows the block diagram of the key input interrupt. Note that if an “L” level is input to any
pin that has not been disabled for input, inputs to the other pins are not detected as an interrupt.
Figure 1.33. Block diagram of key input interrupt
Interrupt control circuit
Key input interrupt control register (address 004D
16
)
Key input interrupt request
P67/KI7
P66/KI6
P65/KI5
Port P60-P67 pull-up select bit
Port P67 direction register
Pull-up
transistor
Port P67 direction register
Port P66 direction register
Port P65 direction register
Pull-up
transistor
Pull-up
transistor
P64/KI4
Port P64 direction register
Pull-up
transistor
P60/KI0
Port P60 direction register
Pull-up
transistor
Two edge detect "1"
"0"
Two edge detect "1"
"0"
Two edge detect "1"
"0"
Two edge detect "1"
"0"
Two edge detect "1"
"0"
P6 Key input enable bit
1-54
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Figure 1.34 shows the Key input mode register. With bits 0 and 1 of this register, it is possible to select
both edges or the fall edge of the key input for P6. Port P6 is set for pull-up using the pll-up control
register.
Fig. 1.34. Key input mode register
Key input mode register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol
KUPM
Note : If this bit is set for “Two edges” when the corresponding port has been
The pull-up resistance is not connected for pins that are set for output from
peripheral functions, regardless of the setting in the pull-up control register
Bit symbol Bit name Function R W
P6KIS P6 key input select bit (Note) 0 : Falling edge
1 : Two edges
P6KIE P6 key input enable bit 0 : Disable
1 : Enable
Nothing is assigned. Write "0" when writing to these bits.
The value is indeterminate when read.
Address
0126
16
When reset
XXXXXX00
2
_ _
specified to have a pull up, the port is automatically pulled high intermittently
by the operating subclock.
1-55
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Overview of Interrupts
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Address Match Interrupt
An address match interrupt is generated when the address match interrupt address register contents
match the program counter value. Two address match interrupts can be set, each of which can be
enabled and disabled by an address match interrupt enable bit. Address match interrupts are not af-
fected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL). The stack value of the
program counter (PC) for an address match interrupt varies depending on the instruction being executed.
Figure 1.35 shows the address match interrupt-related registers.
Figure 1.35. Address match interrupt-related registers.
Bit nameBit symbol
Symbol Address When reset
AIER 0009
16
XXXXXX00
2
Address match interrupt enable register
Function WR
Address match interrupt 0
enable bit 0 : Interrupt disabled
1 : Interrupt enabled
AIER0
Address match interrupt 1
enable bit
AIER1
Symbol Address When reset
RMAD0 0012
16
to 0010
16
X00000
16
RMAD1 0016
16
to 0014
16
X00000
16
Nothing is assigned.
b7 b6 b5 b4 b3 b2 b1 b0
WR
Address setting register for address match interrupt
Function Values that can be set
Address match interrupt register i (i = 0, 1)
00000
16
to FFFFF
16
Nothing is assigned.
0 : Interrupt disabled
1 : Interrupt enabled
b0 b7 b0b3
(b19) (b16) b7 b0
(b15) (b8)
b7
(b23)
Write 0 when writing to these bits. If read, the value is indeterminate.
Write 0 when writing to these bits. If read, the value is indeterminate.
1-56
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Interrupt Precautions
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Precautions for Interrupts
(1) Reading address 0000016
• When a maskable interrupt occurs, the CPU reads the interrupt information (the interrupt number and
interrupt request level)from address 0000016 in the interrupt sequence.
The interrupt request bit of the interrupt written in address 0000016 will then be set to “0”.
Reading address 0000016 by software enables the highest priority interrupt source request bit.
Though the interrupt is generated, the interrupt routine may not be executed.
Do not read address 0000016 by software.
(2) Setting the stack pointer
• The stack pointers immediately after reset are initialized to 000016. The stack pointers must nbe set to
valid RAM areas for proper operation. An interrupt occurring immediately after reset will cause a runaway
condition.
(3) The NMI interrupt
•The NMI interrupt can not be disabled. Be sure to connect NMI pin to Vcc via a pull-up resistor if unused.
• The NMI pin also serves as P85, which is exclusively input. Reading the contents of the P8 register
allows reading the pin value. Use the reading of this pin only for establishing the pin level at the time
when the NMI interrupt is input.
• Do not reset the CPU with the input to the NMI pin being in the “L” state.
• Do not attempt to go into stop mode with the input to the NMI pin being in the “L” state. With the input to the
NMI being in the “L” state, the CM10 is fixed to “0”, so attempting to go into stop mode is ignored.
• Do not attempt to go into wait mode with the input to the NMI pin being in the “L” state. With the input to the
NMI pin being in the “L” state, the CPU stops but the oscillation does not stop, so no power is saved. In this
instance, the CPU is returned to the normal state by a later interrupt.
• Minimum NMI pulse width is 1 BCLK cycle.
(4) External interrupts
• A minimum of 250ns pulse width is necessary for the signal input to pins INT0
through INT7 regardless of the CPU operation clock.
• When the polarity of the INT0 to INT7 pins is changed, the interrupt request bit is sometimes set to "1". After
changing the polarity, set the interrupt request bit to "0". Figure 1.36 shows the procedure for changing the
INT interrupt generate factor.
1-57
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Interrupt Precautions
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
• When modifying an interrupt control register, it is recommended to use only the instructions: AND, OR,
BCLR, BSET. Using the "MOV" or other instruction may cause an interrrupt to be missed.
(5) Rewrite the interrupt control register
• To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that
register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the
interrupt is disabled. The program examples are described below:
Figure 1.36. Switching condition of INT interrupt request
Example 1:
INT_SWITCH1:
FCLR I :Disable interrupts.
AND.B #00h, 0055h ;Clear TA0IC int. priority level and int. request bit.
NOP ;Four NOP instructions are required when using the HOLD function.
NOP
FSET I ;Enable interrupts.
Example 2:
INT_SWITCH2:
FCLR I :Disable interrupts.
AND.B #00h, 0055h ;Clear TA0IC int. priority level and int. request bit.
MOV.W MEM, R0 ;Dummy read.
FSET I ;Enable interrupts.
Example 3:
INT_SWITCH3:
PUSHC FLG ;Push Flag register onto stack
FCLR I ;Diable interrupts.
AND.B #00h, 0055h ;Clear TA0IC int. priority level and int. request bit.
POPC FLG ;Enable interrupts.
The reason why two NOP instructions (four using the HOLD function) or dummy read is inserted before FSET I in
Examples 1 and 2, is to prevent the interrupt enable flag I from being set before the interrupt control register is
rewritten due to the effects of the instruction queue.
Set the polarity select bit
Clear the interrupt request bit to “0”
Set the interrupt priority level to level 1 to 7
(Enable the accepting of INTi interrupt request)
Set the interrupt priority level to level 0
(Disable
INTi
interrupt)
Clear the interrupt enable flag to “0”
(Disable interrupt)
Set the interrupt enable flag to “1”
(Enable interrupt)
1-58
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Watchdog Timer
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP16-BIT CMOS MICROCOMPUTER
Watchdog Timer
The Watchdog timer has the function of detecting when the program is out of control. The Watchdog timer
is a 15-bit counter which down-counts the clock derived by dividing the BCLK using the prescaler. A
Watchdog timer interrupt is generated when an underflow occurs in the Watchdog timer. When XIN is
selected for the BCLK, bit 7 of the Watchdog timer control register (address 000F16) selects the prescaler
division ratio (by 16 or by 128). When XCIN is selected as the BCLK, the prescaler is set for division by 2
regardless of bit 7 of the Watchdog timer control register (address 000F16). Thus the Watchdog timer's
period can be calculated as given below. The Watchdog timer's period is, however, subject to an error due
to the prescaler.
With XIN chosen for BCLK
Watchdog timer period = prescaler dividing ratio (16 or 128) X Watchdog timer count (32768)
BCLK
With XCIN chosen for BCLK
Watchdog timer period = prescaler dividing ratio (2) X Watchdog timer count (32768)
BCLK
For example, suppose that BCLK runs at 16 MHz and that 16 has been chosen for the dividing ratio of the
prescaler, then the Watchdog timer's period becomes approximately 32.8 ms.
The Watchdog timer is initialized by writing to the watchdog timer start register (address 000E16) and when
a Watchdog timer interrupt request is generated. The prescaler must be set before initializing the Watch-
dog timer. Once initialized, the Watchdog timer can only be stopped by a reset. The counter is reset to
7EEE16 by writing any value to the Watchdog timer start register (address 000E16). Figure 1.37 shows the
Watchdog timer block diagram. Figure 1.38 shows the Watchdog timer-related registers.
Fig. 1.37. Block diagram of Watchdog timer
BCLK
Write to the watchdog timer
start register
(address 000E16)
RESET
Watchdog timer
interrupt request
Watchdog timer
Set to
“7FFF16”
1/128
1/16
“CM07 = 0”
“WDC7 = 1”
“CM07 = 0”
“WDC7 = 0”
“CM07 = 1”
HOLD
1/2
Prescaler
1-59
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Watchdog Timer
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
Fig. 1.38. Watchdog timer control and start registers
Watchdog timer control register (Note)
Symbol Address When reset
WDC 000F
16
000XXXXX
2
FunctionBit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
High-order bit of Watchdog timer
WDC7
Bit name
Prescaler select bit 0 : Divided by 16
1 : Divided by 128
Watchdog timer star t register
Symbol Address When reset
WDTS 000E
16
Indeterminate
WR
b7 b0
Function
Reserved bit Must always be set to “0”
00
Note: Set the desired prescale value before initializing the Watchdog timer.
The Watchdog timer is initialized and starts counting after the first write instruction
to this register after reset. Writing any value to this register resets the counter to
7FFF16.
1-60
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Direct Memory Access Controller
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
DMAC
This microcomputer has two DMAC (direct memory access controller) channels that allow data to be sent
to memory without using the CPU. The DMAC shares the same data bus with the CPU. The DMAC uses
a high speed cycle-stealing method because it has a higher right to use the bus than the CPU. DMA
transfers word (16-bit) or a byte (8-bit) data. Figure 1.39 shows the block diagram of the DMAC. Table 1.23
shows the DMAC specifications. Figures 1.40 to 1.42 show the registers used by the DMAC.
Either a write signal to the software DMA request bit or an interrupt request signal is used as a DMA
transfer request signal. The DMA transfers are not affected by the interrupt enable flag (I flag) or by the
interrupt priority level and the DMA transfer doesn't affect any interrupt.
If the DMAC is active (the DMA enable bit is set to 1), data transfer starts every time a DMA transfer
request signal occurs. If the cycle of the occurrences of DMA transfer request signals is higher than the
DMA transfer cycle, there can be instances in which the number of transfer requests doesn't agree with the
number of transfers. For details, see the description of the DMA request bit.
Figure 1.39. Block diagram of DMAC
Data bus low-order bits
DMA latch high-order bits DMA latch low-order bits
DMA0 source pointer SAR0(20)
DMA0 destination pointer DAR0 (20)
DMA0 forward address pointer (20) (Note)
Data bus high-order bits
Address bus
DMA1 destination pointer DAR1 (20)
DMA1 source pointer SAR1 (20)
DMA1 forward address pointer (20) (Note)
DMA0 transfer counter reload register TCR0 (16)
DMA0 transfer counter TCR0 (16)
DMA1 transfer counter reload register TCR1 (16)
DMA1 transfer counter TCR1 (16)
(addresses 0029
16
, 0028
16
)
(addresses 0039
16
, 0038
16
)
(addresses 0022
16
to 0020
16
)
(addresses 0026
16
to 0024
16
)
(addresses 0032
16
to 0030
16
)
(addresses 0036
16
to 0034
16
)
Note: Pointer is incremented by a DMA request.
1-61
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Direct Memory Access Controller
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.23. DMAC specifications
Note: DMA transfers do not effect any interrupt and are not affected by the interrupt enable flag (I flag) or by any interrupt
priority level.
Item Specification
Number of channels 2 (cycle-stealing method)
Transfer memory space From any address in the 1m byte space to a fixed address
From a fixed address to any address in the 1 M byte space
From a fixed address to a fixed address
DMA-related registers (002016 to 003F16) cannot be accessed
Maximum number of bytes transferred 128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)
DMA request factors (Note) Falling edge of INT0 or INT1or both edges
(INT0 can be selected by DMA0, INT1 by DMA1)
Timer A0 to Timer A4 interrupt requests
Timer B0 to Timer B5 interrupt requests
UART0 transfer and receive interrupt requests
UART1 transfer and receive interrupt requests
UART2 transfer and receive interrupt requests
Serial I/O 3,4 interrupt requests
A-D conversion interrupt requests
Software triggers
Channel priority DMA0 has priority if DMA0 and DMA1 requests are generated simultaneously
Transfer unit 8 bit or 16 bit
Transfer address direction Forward/Fixed
(Forward direction cannot be specified for both source and destination
simultaneously)
Transfer mode Single transfer mode
After the transfer counter underflows, the DMA enable becomes 0 and the
DMAC becomes inactive.
Repeat transfer mode
After the transfer counter underflows, the value of the transfer counter
reload register is reloaded to the transfer counter. The DMAC remains
active unless a 0 is written to the DMA enable bit.
DMA interrupt request generation timing When an underflow occurs in the transfer counter
Active When the DMA enable bit is set to 1 , the DMA is active.
When the DMA is active, data transfer starts each time the DMA transfer
request signal occurs.
Inactive When the DMA enable bit is set to 0 , the DMAC is inactive.
After the transfer counter underflows in single transfer mode.
Forward address pointer and reload timing
for transfer counter
When the DMAC is enabled, the DMA source pointer is loaded to the DMA forward
address pointer. The DMA transfer load pointer is copied to the DMA transfer
counter at that time.
Writing to register Registers specified for forward direction transfer are always write enabled. Regis-
ters specified for fixed address transfer are write enabled when the DMA enable bit
is 0 .
Reading the register Can be read anytime. However, when the DMA enable bit is 1 , reading the regis-
ter set up as the forward register is the same as reading the value of the forward
address pointer.
1-62
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Direct Memory Access Controller
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.40. DMAC register (1)
DMA0 request cause select register
Symbol Address When reset
DM0SL 03B816 0016
Function (Note)
Bit symbol
b7 b6 b5 b4 b3 b2 b1 b0
DMA request cause
select bits
DSEL0
RW
DSEL1
DSEL2
DSEL3
Nothing is assigned.
Software DMA
request bit If software trigger is selected, a DMA request is generated by
setting this bit to “1” (When read,
the value of this bit is always “0”)
DSR
b3 b2 b1 b0
0 0 0 0 : Falling edge of INT0 pin
0 0 0 1 : Software trigger
0 0 1 0 : Timer A0
0 0 1 1 : Timer A1
0 1 0 0 : Timer A2
0 1 0 1 : Timer A3
0 1 1 0 : Timer A4 (DMS=0) /two edges of INT0 pin (DMS=1)
0 1 1 1 : Timer B0 (DMS=0) Timer B3 (DMS=1)
1 0 0 0 : Timer B1 (DMS=0)
Timer B4 (DMS=1)
1 0 0 1 : Timer B2 (DMS=0) Timer B5 (DMS=1)
1 0 1 0 : UART0 transmit
1 0 1 1 : UART0 receive
1 1 0 0 : UART2 transmit
1 1 0 1 : UART2 receive
1 1 1 0 : A-D conversion
1 1 1 1 : UART1 transmit
Bit name
DMA request cause
expansion bit
DMS 0: Normal
1: DMA caused by setting DSEL0 to DSEL3 (Expanded cause)
1 : Expanded cause
Note: When the selected functions of the interrupt request are set, a DMA transfer request will occur.
Write "0" when writing to these bits. If read, the value is "0".
1-63
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Direct Memory Access Controller
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.41. DMAC register (2)
DMAi control register
Symbol Address When reset
DMiCON(i=0,1) 002C16, 003C16 XX0000002
Bit name FunctionBit symbol
Transfer unit bit select bit
b7 b6 b5 b4 b3 b2 b1 b0
0 : 16 bits
1 : 8 bits
DMBIT
RW
DMASL
DMAS
DMAE
Repeat transfer mode
select bit 0 : Single transfer
1 : Repeat transfer
DMA request bit (Note 1) 0 : DMA not requested
1 : DMA requested
0 : Disabled
1 : Enabled
0 : Fixed
1 : Forward
DMA enable bit
Source address direction
select bit (Note 3)
Destination address
direction select bit (Note 3) 0 : Fixed
1 : Forward
DSD
DAD
Nothing is assigned.
Note 1: DMA request can be cleared by resetting the bit.
Note 2: This bit can only be set to “0”.
Note 3: Source address direction select bit and destination address direction select bit
cannot be set to “1” simultaneously.
(Note 2)
DMA0 request cause select register
Symbol Address When reset
DM1SL 03BA16 0016
Function (Note)
Bit symbol
b7 b6 b5 b4 b3 b2 b1 b0
DMA request cause
select bits
DSEL0
RW
DSEL1
DSEL2
DSEL3
Nothing is assigned.
Software DMA
request bit If software trigger is selected, a DMA request is generated by
setting this bit to “1”
(When read, the value is always “0”)
DSR
b3 b2 b1 b0
0 0 0 0 : Falling edge of INT1 pin
0 0 0 1 : Software trigger
0 0 1 0 : Timer A0
0 0 1 1 : Timer A1
0 1 0 0 : Timer A2
0 1 0 1 : Timer A3
0 1 1 0 : Timer A4 (DMS=0)/serial I/O4 (DMS=1)
0 1 1 1 : Timer B0 (DMS=0)
/two edges of INT1 (DMS=1)
1 0 0 0 : Timer B1
1 0 0 1 : Timer B2
1 0 1 0 : UART0 transmit
1 0 1 1 : UART0 receive
1 1 0 0 : UART2 transmit
1 1 0 1 : UART2 receive
1 1 1 0 : A-D conversion
1 1 1 1 : UART1 transmit
Bit name
DMA request cause
expansion bit
DMS 0: Normal
1: DMA is caused by setting DSEL0 to DSEL3 (Expanded cause)
Note: When the selected functions of the interrupt request are set, a DMA transfer request will occur.
(DMS=0) /serial I/O3 (DMS=1)
Write "0" when writing to these bits. If read, the value is "0".
Write "0" when writing to these bits. If read, the value is "0".
1-64
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Direct Memory Access Controller
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.42. DMAC register (3)
b7 b0 b7 b0
(b8)(b15)
Function
RW
• Transfer counter
Set a value one less than the transfer count
Symbol Address When reset
TCR0 002916, 002816 Indeterminate
TCR1 003916, 003816 Indeterminate
DMAi transfer counter (i = 0, 1)
Transfer count
specification
000016 to FFFF16
b7
(b23) b3 b0 b7 b0 b7 b0
(b8)(b16)(b15)(b19)
Function
RW
• Source pointer
Stores the source address
Symbol Address When reset
SAR0 002216 to 002016 Indeterminate
SAR1 003216 to 003016 Indeterminate
DMAi source pointer (i = 0, 1)
Transfer count
specification
0000016 to FFFFF16
Nothing is assigned.
Symbol Address When reset
DAR0 002616 to 002416 Indeterminate
DAR1 003616 to 003416 Indeterminate
b3 b0 b7 b0 b7 b0
(b8)(b15)(b16)(b19)
Function
RW
• Destination pointer
Stores the destination address
DMAi destination pointer (i = 0, 1)
Transfer count
specification
0000016 to FFFFF16
b7
(b23)
Nothing is assigned.
Write "0" when writing to these bits. If read, the value is "0".
Write "0" when writing to these bits. If read, the value is "0".
1-65
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Direct Memory Access Controller
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Transfer cycles
The transfer cycle consists of the bus cycle in which data is read from memory or from the SFR area
(source read) and the bus cycle in which the data is written to memory or to the SFR area (destination
write). The number of read and write bus cycles depends on the source and destination addresses. Also,
the bus cycle itself is longer when software waits are inserted.
(a) Effect of source and destination addresses
When 16-bit data is transferred on a 16-bit data bus, and the source and destination starts at odd ad-
dresses, there is one more source read cycle and destination write cycle than when the source and destina-
tion both start at even addresses.
(b) Effect of software wait
When the SFR area or a memory area with a software wait is accessed, the number of cycles is increased
for the wait by 1 bus cycle. The length of the cycle is determined by BCLK.
Figure 1.43 shows the transfer cycles for a source read. For convenience, the destination write cycle is
shown as one cycle and the source read cycles for the different conditions are shown. In reality, the
destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle
changing accordingly. When calculating the transfer cycle, remember to apply the respective conditions
to both the destination write cycle and the source read cycle.
Any combination of even or odd transfer read and write addresses is possible. Table 1.24 shows the
number of DMAC transfer cycles. The number of DMAC transfer cycles can be calculated as follows:
No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k
Internal memory
SFR area
122
Coefficient j, k
Transfer unit Bus width Access
address No. of read
cycles No. of write
cycles
16-bit Even 11
8-bit transfers (BYTE= “L”)Odd 11
(DMBIT= “1”)
16-bit Even 1116-bit transfers (BYTE = “L”)Odd 22
(DMBIT= “0”)
Internal ROM/RAM
No W ait Internal ROM/RAM
With W ait
Table 1.24. No. of DMAC transfer cycles
1-66
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Direct Memory Access Controller
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.43. Example of the transfer cycle for a source read
BCLK
Address
bus
RD
WR
Data
bus
CPU use
CPU use CPU use
CPU useSource
Source
Destination
Destination
(1) 8-bit transfers
16-bit transfers from even address and the source address is even.
BCLK
Address
bus
RD
WR
Data
bus
CPU use
CPU use CPU use
CPU useSource
Source
Destination
Destination
(3) One wait is inserted into the source read under the conditions in (1)
BCLK
Address
bus
RD
WR
Data
bus
CPU use
CPU use CPU use
CPU useSource
Source
Destination
Destination
Source + 1
Source + 1
(2) 16-bit transfers and the source address is odd
BCLK
Address
bus
RD
WR
Data
bus
CPU use
CPU use CPU use
CPU useSource
Source
Destination
Destination
Source + 1
Source + 1
(4) One wait is inserted into the source read under the conditions in (2)
Note 1: The same timing changes occur with the respective conditions at the destination as at the source.
Note 2: This cycle may be added depending on the instruction queue.
Note 2
Note 2
Note 2
Note 2
Note 2
Note 2
Note 2
Note 2
1-67
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Direct Memory Access Controller
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
DMA enable bit
Setting the DMA enable bit to "1" makes the DMAC active. The DMAC carries out the following opera-
tions at the time data transfer starts immediately after DMAC is turned active.
(1) Reloads the value of one of the source pointer and the destination pointer - the one specified for the
forward direction - to the forward direction address pointer.
(2) Reloads the value of the transfer counter reload register to the transfer counter.
Thus overwriting "1" to the DMA enable bit with the DMAC being active carries out the operations given
above, so the DMAC operates again from the initial state at the instant "1" is overwritten to the DMA
enable bit.
DMA request bit
The DMA request bit is set by a DMA transfer request signal. This signal is triggered by a factor selected
in advance by the DAMi Request Cause select bits.
DMA request factors include the following:
•Factors effected by using the interrupt request signals from the built-in peripheral functions and software
DMA factors (internal factors) effected by a program.
• External factors effected by utilizing the input from external interrupt signals.
For the selection of DMA request factors, see the descriptions of the DMAi register.
The DMA request bit turns to "1" if the DMA transfer request signal occurs regardless of the DMAC's
state (regardless of whether the DMA enable bit is set "1" or to "0"). It turns to "0" immediately before
data transfer starts.
In addition, it can be set to "0" by use of a program, but cannot be set to "1".
There can be instances in which a change in DMA request factor selection bit causes the DMA request
bit to turn to "1". Be sure to set the DMA request bit to "0" after the DMA request factor selection bit is
changed.
The DMA request bit turns to "1" if a DMA transfer request signal occurs, and turns to "0" immediately
before data transfer starts. If the DMAC is active, data transfer starts immediately, so the value of the
DMA request bit, if read by use of a program, turns out to be "0" in most cases. To examine whether the
DMAC is active, read the DMA enable bit.
The timing of changes in the DMA request bit is explained below.
(1) Internal factors
Except the DMA request factors triggered by software, the timing for the DMA request bit to turn to "1" due to
an internal factor is the same as the timing for the interrupt request bit of the interrupt control register to turn
to "1" due to several factors. Turning the DMA request bit to "1" due to an internal factor is timed to be effected
immediately before the transfer starts.
1-68
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Direct Memory Access Controller
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(2) External factors
An external factor is a factor caused to occur by the leading edge of input from the INTi pin (i depends on
which DMAC channel is used).
Selecting the INTi pins as external factors using the DMA request factor selection bit causes input from these
pins to become the DMA transfer request signals.
The timing for the DMA request bit to turn to "1" when an external factor is selected synchronizes with the
signal's edge applicable to the function specified by the DMA request factor selection bit (synchronizes with
the trailing edge of the input signal to each INTi pin, for example).
With an external factor selected, the DMA request bit is timed to turn to "0" immediately before data transfer
starts similarly to the state in which an internal factor is selected.
(3) The priorities of channels and DMA transfer timing
If a DMA transfer request signal falls on a single sampling cycle (a sampling cycle means one period from
the leading edge to the trailing edge of BCLK), the DMA request bits of applicable channels concurrently turn
to "1". If the channels are active at that moment, DMA0 is given a high priority to start data transfer. When
DMA0 finishes data transfer, it gives the bus right to the CPU. When the CPU finishes single bus access,
then DMA1 starts data transfer and gives the bus right to the CPU.
Figure 1.44 shows an example in which DMA transfer is carried out in minimum cycles at the time when DMA
transfer request signals due to external factors concurrently occur.
Fig. 1.44. An example of DMA transfer affected by external factors
BCLK
DMA0
DMA1
DMA0
request bit
DMA1
request bit
CPU
INT0
INT1
Bus
control
Example of DMA transmission that is carried out in minimum cycles
at the time DMA transmission occur concurrently.
///////////////// //////////////
///////////
/////// ///////////
1-69
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Timers
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Timers
There are eleven 16-bit timers. These timers can be classified by function into Timers A (five) and
Timers B (six). All these timers function independently. Figures 1.45 and 1.46 show the block diagram
of timers.
Figure 1.45. Timer A block diagram
• Timer mode
• One-shot mode
• PWM mode
• Timer mode
• One-shot mode
• PWM mode
• Timer mode
• One-shot mode
• PWM mode
• Timer mode
• One-shot mode
• PWM mode
• Timer mode
• One-shot mode
• PWM mode
• Event counter mode
• Event counter mode
• Event counter mode
• Event counter mode
• Event counter mode
TA0
IN
TA1
IN
TA2
IN
TA3
IN
TA4
IN
Timer A0
Timer A1
Timer A2
Timer A3
Timer A4
f
1
f
8
f
32
f
C32
Timer A0 interrupt
Timer A1 interrupt
Timer A2 interrupt
Timer A3 interrupt
Timer A4 interrupt
Noise
filter
Noise
filter
Noise
filter
Noise
filter
Noise
filter
1/32 f
C32
1/8
1/4
f
1
f
8
f
32
X
IN
X
CIN
Clock prescaler reset flag (bit 7
at address 0381
16
) set to “1”
Reset
Clock prescaler
Timer B2 overflow
Note 1: The TA3
IN
pin (P7
7
) is shared with INT4 pin.
Note 2: The TA4
IN
pin (P8
1
) is shared with INT5 pin.
Port 3 real-time
output trigger
Port 4 real-time
output trigger
(Note 1)
(Note 2)
Under
development
1-70
Specifications in this manual are tentative and subject to change
Rev. H
Timers
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Figure 1.46. Timer B block diagram
• Event counter mode
• Event counter mode
• Event counter mode
• Timer mode
• Pulse width measuring mode
• Timer mode
• Pulse width measuring mode
• Timer mode
• Pulse width measuring mode
TB0IN
TB1IN
TB2IN
Timer B0
Timer B1
Timer B2
f1 f8 f32 fC32
Timer B0 interrupt
Noise
filter
Noise
filter
Noise
filter
1/32 fC32
1/8
1/4
f1
f8
f32
XIN XCIN
Clock prescaler reset flag (bit 7
at address 038116) set to “1”
Reset
Clock prescaler
Timer A
• Event counter mode
• Event counter mode
• Event counter mode
• Timer mode
• Pulse width measuring mode
• Timer mode
• Pulse width measuring mode
• Timer mode
• Pulse width measuring mode
TB3IN
TB4IN
TB5IN
Timer B3
Timer B4
Timer B5
Timer B3 interrupt
Noise
filter
Noise
filter
Noise
filter
Timer B1 interrupt
Timer B2 interrupt
Timer B4 interrupt
Timer B5 interrupt
Note 1: The TB0
IN
pin (P9
0
) is shared with INT2 pin
(Note 1)
Under
development
1-71
Specifications in this manual are tentative and subject to change
Rev. H
Timer A
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Timer A
Figure 1.47 shows the block diagram of Timer A. Figures 1.48 to 1.50 show the Timer A-related regis-
ters.
Except in event counter mode, Timers A0 through A4 all have the same function. Use the Timer Ai mode
register (i = 0 to 4) bits 0 and 1 to choose the desired mode.
Timer A has the four operation modes listed as follows:
• Timer mode: The timer counts an internal count source.
• Event counter mode: The timer counts pulses from an external source or a timer over flow.
• One-shot timer mode: The timer stops counting when the count reaches “000016”.
• Pulse width modulation (PWM) mode: The timer outputs pulses of a given width.
• Real-time port mode.
Fig. 1.47. Block diagram of Timer A
Fig. 1.48. Timer A-related registers (1)
Count start flag
(Address 038016)
Up count/down count
TAi
Addresses TAj TAk
Timer A0 0387
16
0386
16
Timer A4 Timer A1
Timer A1 0389
16
0388
16
Timer A0 Timer A2
Timer A2 038B
16
038A
16
Timer A1 Timer A3
Timer A3 038D
16
038C
16
Timer A2 Timer A4
Timer A4 038F
16
038E
16
Timer A3 Timer A0
Always down count except
in event counter mode
Reload register (16)
Counter (16)
Low-order
8 bits High-order
8 bits
Clock source
selection
• Timer
(gate function)
• Timer
• One shot
• PWM
f1
f8
f32
External
trigger
TAi IN
(i = 0 to 4)
TB2 overflow
• Event counter
fC32
Clock selection
TAj overflow
(j = i – 1. Note that j = 4 when i = 0)
Pulse output
Toggle flip-flop
TAi
OUT
(i = 0 to 4)
Data bus low-order bits
Data bus high-order bits
Up/down flag
Down count
(Address 038416)
TAk overflow
Polarity
selection
(k = i + 1. Note that k = 0 when i = 4)
Timer Ai mode register Symbol Address When reset
TAiMR(i=0 to 4) 0396
16
to 039A
16
00
16
Bit name FunctionBit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
0 0 : Timer mode
0 1 : Event counter mode
1 0 : One-shot timer mode
1 1 : Pulse width modulation
(PWM) mode
b1 b0
TCK1
MR3
MR2
MR1
TMOD1
MR0
TMOD0
TCK0
Function varies with each operation mode
Count source select bit
(Function varies with each operation mode)
Operation mode select bit
Under
development
1-72
Specifications in this manual are tentative and subject to change
Rev. H
Timer A
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.49. Timer A-related registers (2)
Timer A4 up/down flag
Timer A3 up/down flag
Timer A2 up/down flag
Timer A1 up/down flag
Timer A0 up/down flag
Timer A2 two-phase pulse
signal processing select bit
Timer A3 two-phase pulse
signal processing select bit
Timer A4 two-phase pulse
signal processing select bit
Symbol Address When reset
UDF 0384
16
00
16
TA4P
TA3P
TA2P
Up/down flag
Bit name FunctionBit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
TA4UD
TA3UD
TA2UD
TA1UD
TA0UD 0 : Down count
1 : Up count
This specification becomes valid
when the up/down flag content is
selected for up/down switching
cause
0 : two-phase pulse signal
processing disabled
1 : two-phase pulse signal
processing enabled
When not using the two-phase
pulse signal processing function,
set the select bit to “0”
Symbol Address When reset
TABSR 0380
16
00
16
Count start flag
Bit name FunctionBit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
Timer B2 count start flag
Timer B1 count start flag
Timer B0 count start flag
Timer A4 count start flag
Timer A3 count start flag
Timer A2 count start flag
Timer A1 count start flag
Timer A0 count start flag 0 : Stops counting
1 : Starts counting
TB2S
TB1S
TB0S
TA4S
TA3S
TA2S
TA1S
TA0S
Symbol Address When reset
TA0 0387
16
,0386
16
Indeterminate
TA1 0389
16
,0388
16
Indeterminate
TA2 038B
16
,038A
16
Indeterminate
TA3 038D
16
,038C
16
Indeterminate
TA4 038F
16
,038E
16
Indeterminate
b7 b0b7 b0
(b15) (b8)
Timer Ai register (Note)
WR
• Timer mode 0000
16
to FFFF
16
Counts an internal count source
Function
Values that can be set
• Event counter mode 0000
16
to FFFF
16
Counts pulses from an external source or timer overflow
• One-shot timer mode 0000
16
to FFFF
16
Counts a one shot width
• Pulse width modulation mode (16-bit PWM)
Functions as a 16-bit pulse width modulator
• Pulse width modulation mode (8-bit PWM)
Timer low-order address functions as an 8-bit
prescaler and high-order address functions as an 8-bit
pulse width modulator
00
16
to FE
16
(Both high-order
and low-order
addresses)
0000
16
to FFFE
16
Note: Read and write data in 16-bit units.
Under
development
1-73
Specifications in this manual are tentative and subject to change
Rev. H
Timer A
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.50. Timer A-related registers (3)
Symbol Address When reset
CPSRF 0381
16
0XXXXXXX
2
Clock prescaler reset flag
Bit name FunctionBit symbol
b7 b6 b5 b4 b3 b2 b1 b0
Clock prescaler reset flag 0 : No effect
1 : Prescaler is reset
(When read, the value is “0”)
CPSR
WR
TA1TGL
Symbol Address When reset
TRGSR 0383
16
00
16
Timer A1 event/trigger
select bit
0 0 :
Input on TA1
IN
is selected (Note)
0 1 : TB2 overflow is selected
1 0 : TA0 overflow is selected
1 1 : TA2 overflow is selected
Trigger select register
Bit name FunctionBit symbol
b7 b6 b5 b4 b3 b2 b1 b0
0 0 :
Input on TA2
IN
is selected (Note)
0 1 : TB2 overflow is selected
1 0 : TA1 overflow is selected
1 1 : TA3 overflow is selected
0 0 :
Input on TA3
IN
is selected (Note)
0 1 : TB2 overflow is selected
1 0 : TA2 overflow is selected
1 1 : TA4 overflow is selected
0 0 :
Input on TA4
IN
is selected (Note)
0 1 : TB2 overflow is selected
1 0 : TA3 overflow is selected
1 1 : TA0 overflow is selected
Timer A2 event/trigger
select bit
Timer A3 event/trigger
select bit
Timer A4 event/trigger
select bit
WR
TA1TGH
TA2TGL
TA2TGH
TA3TGL
TA3TGH
TA4TGL
TA4TGH
b1 b0
b3 b2
b5 b4
b7 b6
Note: Set the corresponding port direction register to “0”.
TA1OS
TA2OS
TA0OS
One-shot start flag Symbol Address When reset
ONSF 0382
16
00X00000
2
Timer A0 one-shot start flag
Timer A1 one-shot start flag
Timer A2 one-shot start flag
Timer A3 one-shot start flag
Timer A4 one-shot start flag
TA3OS
TA4OS
Bit name FunctionBit symbol
b7 b6 b5 b4 b3 b2 b1 b0
TA0TGL
TA0TGH
0 0 :
Input on TA0
IN
is selected (Note)
0 1 : TB2 overflow is selected
1 0 : TA4 overflow is selected
1 1 : TA1 overflow is selected
Timer A0 event/trigger
select bit
b7 b6
Note: Set the corresponding port direction register to “0”.
WR
1 : Timer start
When read, the value is “0”
Nothing is assigned.
Write "0" when writing to these bits. When read, the value is indeterminate.
Nothing is assigned.
Write "0" when writing to this bit. When read, the value is indeterminate.
Under
development
1-74
Specifications in this manual are tentative and subject to change
Rev. H
Timer A
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(1) Timer mode
In this mode, the timer counts an internally generated count source. (See Table 1.25.) Figure 1.51 shows
the Timer Ai mode register in timer mode.
Usage Precautions
Reading the Timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of
the counter. Reading the Timer Ai register with the reload timing gets “FFFF16”. Reading the Timer Ai register
after setting a value in theTimer Ai register with a count halted but before the counter starts counting gets a
proper value.
Table 1.25. Timer mode specifications
Item Specification
Count source f1, f8, f32, fc32
Count operation Count down
When the timer underflows, it reloads the reload register contents before count-
ing continues.
Divide ratio 1/(n+1) n: Set value
Count start condition Count start flag is set (=1)
Count stop condition Count start flag is reset (=0)
Interrupt request
generation timing
When timer underflows
TAiIN pin function Programmable I/O port or gate input
TAiOUT pin function Programmable I/O port or pulse output
Read from timer Count value can be read out by reading Timer Ai register
Write to timer When counting stops
When a value is written to Timer Ai register, it is written to both reload register
and counter
When counting is in progress
When a value is written to Timer Ai regiser, it is written to only reload register
(Transferred to counter at next reload time).
Select function Gate function
Counting can be started and stopped by the TAiIN pin s input signal.
Pulse output function
Each timer the timer underflows, the TAiOUT pin s polarity is reversed.
Under
development
1-75
Specifications in this manual are tentative and subject to change
Rev. H
Timer A
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.51. Timer Ai mode register in timer mode
(2) Event counter mode
In this mode, the timer counts an external signal or an internal timer’s overflow. Timers A0 and A1 can count
a single-phase external signal. Timers A2, A3, and A4 can count a single-phase and a two-phase external
signal. Table 1.26 lists timer specifications when counting a single-phase external signal. Figure 1.52
shows the Timer Ai mode register in event counter mode. Table 1.27 lists timer specifications when count-
ing a two-phase external signal. Figure 1.53 shows the Timer Ai mode register in event counter mode.
Usage Precautions
(1) Reading the Timer Ai register while a count is in progress allows reading, with arbitrary timing, the value
of the counter. Reading the Timer Ai register with the reload timing gets “FFFF16” by underflow or “000016” by
overflow. Reading the Timer Ai register after setting a value in the Timer Ai register with a count halted but
before the counter starts counting gets a proper value.
(2) When stop counting in free run type, set timer again.
Note 1: The settings of the corresponding port register and port direction register
are invalid.
Timer Ai mode register
Symbol Address When reset
TAiMR(i=0 to 4) 0396
16
to 039A
16
00
16
Bit name FunctionBit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
Operation mode
select bit 0 0 : Timer mode
b1 b0
TMOD1
TMOD0
MR0 Pulse output function
select bit
0 : Pulse is not output
(TA
iOUT
pin is a normal port pin)
1 : Pulse is output (Note 1)
(TA
iOUT
pin is a pulse output pin)
Gate function select bit
0 X
(Note 2)
: Gate function not available
(TAi
IN
pin is a normal port pin)
1 0 : Timer counts only when TA
iIN
pin is
held “L” (Note 3)
1 1 : Timer counts only when TA
iIN
pin is
held “H” (Note 3)
b4 b3
MR2
MR1
MR3 0 (Must always be fixed to “0” in timer mode)
0 0 : f
1
0 1 : f
8
1 0 : f
32
1 1 : f
C32
b7 b6
TCK1
TCK0
Count source select bit
000
Note 2: The bit can be "0" or "1".
Note 3: Set the corresponding port direction register to "0".
Under
development
1-76
Specifications in this manual are tentative and subject to change
Rev. H
Timer A
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.26. Timer specifications in event counter mode (when not processing two-phase pulse signal)
Fig. 1.52. Timer Ai mode register in event counter mode
Note: This does not apply when the free-fun function is selected.
Item Specification
Count source External signals input to TAiIN pin (effective edge can be selected by software)
TB2 overflow, TAj overflow
Count operation Up count or down count can be selected by external signal or software.
When the timer overflows or underflows, it reloads the reload register contents
before counting continues (Note)
Divide ratio 1/(FFFF16 - n+1) for up count
1/(n + 1) for down count n: Set value
Count start condition Count start flag is set (=1)
Count stop condition Count start flag is reset (=0)
Interrupt request
generation timing
The timer overflows or underflows.
TAiIN pin function Programmable I/O port or count source input
TAiOUT pin function Programmable I/O port or pulse output, or up/down count select input
Read from timer Count value can be read out by reading Timer Ai register
Write to timer When counting stops
When a value is written to Timer Ai register, it is written to both reload register
and counter
When counting is in progress
When a value is written to Timer Ai register, it is written to only reload register
(Transferred to counter at next reload time).
Select function Free-run count function
Even when the timer overflows or underflows, the reload register content is not
reloaded to it.
Pulse output function
Each timer the timer overflows or underflows, the TAiOUT pin s polarity is
reversed.
Timer Ai mode register
Note 1: In event counter mode, the count source is selected by the event / trigger select bit
(addresses 0382
16
and 0383
16
).
Symbol Address When reset
TAiMR(i = 0, 1) 039616, 039716 0016
WR
b7 b6 b5 b4 b3 b2 b1 b0
Operation mode select bit 0 1 : Event counter mode (Note 1)
b1 b0
TMOD0
MR0 Pulse output function
select bit
0 : Pulse is not output
(TAiOUT pin is a normal port pin)
1 : Pulse is output (Note 2)
(TAiOUT pin is a pulse output pin)
Count polarity
select bit (Note 3)
MR2
MR1
MR3 0 (Must always be fixed to “0” in event counter mode)
TCK0 Count operation type
select bit
010
0 : Counts external signal's falling edge
1 : Counts external signal's rising edge
Up/down switching
cause select bit 0 : Up/down flag's content
1 : TA iOUT pin's input signal (Note 4)
0 : Reload type
1 : Free-run type
Bit symbol Bit name Function
TCK1 Invalid in event counter mode
Can be “0” or “1”
TMOD1
Note 2: The settings of the corresponding port register and port direction register are invalid.
Note 3: Valid only when counting an external signal.
Note 4: When an "L" signal is input to the TAiOUT pin, the downcount is activated. When "H",
the upcount is activated. Set the corresponding port direction register to "0".
Under
development
1-77
Specifications in this manual are tentative and subject to change
Rev. H
Timer A
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.27. Timer specifications in event counter mode (when processing two-phase pulse signal with
Timers A2, A3,and A4)
TAi OUT
IN
(i=2,3)
TAi
Up
Count
Up
Count Up
Count Down
Count Down
Count Down
Count
Count up all edges Count down all edges
Count up all edges Count down all edges
TAiIN (i=3,4)
TAiOUT
Item Specification
Count source •Two-phase pulse signals input to TAi
IN
or TAi
OUT
pin
Count operation •Up count or down count can be selected by two-phase pulse signal
•When the timer overflows or underflows, the reload register content is
reloaded and the timer starts over again (Note)
Divide ratio 1/ (FFFF
16
-n + 1) for up count
1/ (n + 1) for down count n : Set value
Count start condition Count start flag is set (= 1)
Count stop condition Count start flag is reset (= 0)
Interrupt request generation timing
Timer overflows or underflows
TAi
IN
pin function Two-phase pulse input
TAi
OUT
pin function Two-phase pulse input
Read from timer Count value can be read out by reading Timer A2, A3, or A4 register
Write to timer •When counting stopped
When a value is written to Timer A2, A3, or A4 register, it is written to both
reload register and counter
•When counting in progress
When a value is written to Timer A2, A3, or A4 register, it is written to only
reload register. (Transferred to counter at next reload time.)
Select function •Normal processing operation
The timer counts up rising edges or counts down falling edges on the TAi
IN
pin when input signal on the TAi
OUT
pin is “H”
•Multiply-by-4 processing operation
If the phase relationship is such that the TAi
IN
pin goes “H” when the input
signal on the TAi
OUT
pin is “H”, the timer counts up rising and falling edges
on the TAi
OUT
and TAi
IN
pins. If the phase relationship is such that the
TAi
IN
pin goes “L” when the input signal on the TAi
OUT
pin is “H”, the timer
counts down rising and falling edges on the TAi
OUT
and TAi
IN
pins.
Note: This does not apply when the free-run function is selected
Under
development
1-78
Specifications in this manual are tentative and subject to change
Rev. H
Timer A
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.53. Timer Ai mode register in event counter mode
Note 1: The settings of the corresponding port register and port direction register are invalid.
Note 2: This bit is valid when only counting an external signal.
Note 3: Set the corresponding port direction register to “0”.
Note 4: This bit is valid for the timer A3 mode register.
For timer A2 and A4 mode registers, this bit can be “0 ”or “1”.
Note 5: When performing two-phase pulse signal processing, make sure the two-phase pulse
signal processing operation select bit (address 0384
16
) is set to “1”. Also, always be
sure to set the event/trigger select bit (addresses 0382
16
and 0383
16
) to “00”.
Timer Ai mode register
(When not using two-phase pulse signal processing)
Symbol Address When reset
TAiMR(i = 2 to 4) 0398
16
to 039A
16
00
16
b7 b6 b5 b4 b3 b2 b1 b0
Operation mode select bit 0 1 : Event counter mode
b1 b0
TMOD1
TMOD0
MR0 Pulse output function
select bit
0 : Pulse is not output
(TAi
OUT
pin is a normal port pin)
1 : Pulse is output (Note 1)
(TAi
OUT
pin is a pulse output pin)
Count polarity
select bit (Note 2)
MR2
MR1
MR3 0 : (Must always be “0” in event counter mode)
TCK1
TCK0
010
0 : Counts external signal's falling edges
1 : Counts external signal's r ising edges
Up/down switching
cause select bit 0 : Up/down flag's content
1 : TA
iOUT
pin's input signal (Note 3)
Bit symbol Bit name Function WR
Count operation type
select bit
Two-phase pulse signal
processing operation
select bit (Note 4)(Note 5)
0 : Reload type
1 : Free-run type
0 : Normal processing operation
1 : Multiply-by-4 processing operation
Note 1: This bit is valid for Timer A3 mode register.
For Timer A2 and A4 mode registers, this bit can be “0” or “1”.
Timer Ai mode register
(When using two-phase pulse signal processing)
Symbol Address When reset
TAiMR(i = 2 to 4) 0398
16
to 039A
16
00
16
b7 b6 b5 b4 b3 b2 b1 b0
Operation mode select bit 0 1 : Event counter mode
b1 b0
TMOD1
TMOD0
MR0 0 (Must always be “0” when using two-phase pulse signal
processing)
0 (Must always be “0” when using two-phase pulse signal
processing)
MR2
MR1
MR3 0 (Must always be “0” when using two-phase pulse signal
processing)
TCK1
TCK0
010
1 (Must always be “1” when using two-phase pulse signal
processing)
Bit symbol Bit name Function WR
Count operation type
select bit
Two-phase pulse
processing operation
select bit (Note 1)(Note 2)
0 : Reload type
1 : Free-run type
0 : Normal processing operation
1 : Multiply-by-4 processing operation
001
Note 2: When performing two-phase pulse signal processing, make sure the two-phase
pulse signal processing operation select bit (address 038416) is set to "1".
Always be sure to set the event/trigger select bit (address 038216 ) to "00".
Under
development
1-79
Specifications in this manual are tentative and subject to change
Rev. H
Timer A
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(3) One-shot timer mode
In this mode, the timer operates only once as shown in Table 1.28. When a trigger occurs, the timer starts
up and continues operating for a given period. Figure 1.54 shows the Timer Ai mode register in one-shot
timer mode.
Usage Precautions
(1) Setting the count start flag to “0” while a count is in progress causes as follows:
• The counter stops counting and a content of reload register is reloaded.
• The TAiOUT pin outputs “L” level.
• The interrupt request generated and the Timer Ai interrupt request bit goes to “1”.
(2) The Timer Ai interrupt request bit goes to “1” if the timer's operation mode is set using any of the following
procedures:
• Selecting one-shot timer mode after reset.
• Changing operation mode from timer mode to one-shot timer mode.
• Changing operation mode from event counter mode to one-shot timer mode.
Therefore, to useTimer Ai interrupt (interrupt request bit), set Timer Ai interrupt request bit to “0” after the
above listed changes have been made.
Item Specification
Count source f1, f8, f32, fc32
Count operation Timer counts down
When the count reaches 0000
16
, the timer stops counting after reloading a new
count.
If a trigger occurs when counting, the timer reloads a new count and restarts
counting.
Divide ratio 1/n n: Set value
Count start condition An external trigger is input
Timer overflows
One-shot start flag is set (=1)
Count stop condition A new count is reloaded after the count has reached 0000
16
The count start flag is reset (=0)
Interrupt request
generation timing
The count reaches 0000
16
TAiIN pin function Programmable I/O port or trigger input
TAiOUT pin function Programmable I/O port or pulse output
Read from timer When Timer Ai register is read, it indicates an indeterminate value.
Write to timer When counting stops
When a value is written to Timer Ai register, it is written to both reload register
and counter
When counting is in progress
When a value is written to Timer Ai register, it is written to only reload register
(Transferred to counter at next reload time).
Table 1.28. Timer specifications in one-shot timer mode
Under
development
1-80
Specifications in this manual are tentative and subject to change
Rev. H
Timer A
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(4) Pulse width modulation mode
In this mode, the timer outputs pulses of a given width in succession. (See Table 1.29.) In this mode, the
counter functions as either a 16-bit pulse width modulator or an 8-bit pulse width modulator. Figure 1.55
shows theTimer Ai mode register in pulse width modulation mode. Figure 1.56 shows the example of how a
16-bit pulse width modulator operates. Figure 1.57 shows the example of how an 8-bit pulse width modula-
tor operates.
Usage Precautions
(1) The timer Ai interrupt request bit becomes “1” if setting operation mode of the timer in compliance with
any of the following procedures:
• Selecting PWM mode after reset.
• Changing operation mode from timer mode to PWM mode.
• Changing operation mode from event counter mode to PWM mode.
Therefore, to useTimer Ai interrupt (interrupt request bit), set Timer Ai interrupt request bit to “0” after the
above listed changes have been made.
(2) Setting the count start flag to “0” while PWM pulses are being output causes the counter to stop counting.
If the TAiOUT pin is outputting an “H” level in this instance, the output level goes to “L”, and the Timer Ai
interrupt request bit goes to “1”. If the TAiOUT pin is outputting an “L” level in this instance, the level does not
change, and theTimer Ai interrupt request bit does not becomes “1”.
Fig. 1.54. Timer Ai mode register in one-shot timer mode
Bit name
Timer Ai mode register
Symbol Address When reset
TAiMR(i = 0 to 4) 0396
16
to 039A
16
00
16
Function
Bit symbol
b7 b6 b5 b4 b3 b2 b1 b0
Operation mode select bit 1 0 : One-shot timer mode
b1 b0
TMOD1
TMOD0
MR0 Pulse output function
select bit
0 : Pulse is not output
(TA
iOUT
pin is a normal port pin)
1 : Pulse is output (Note 1)
(TAi
OUT
pin is a pulse output pin)
MR2
MR1
MR3 0 (Must always be “0” in one-shot timer mode)
0 0 : f
1
0 1 : f
8
1 0 : f
32
1 1 : f
C32
b7 b6
TCK1
TCK0 Count source select bit
100
0 : One-shot start flag is valid
1 : Selected by event/trigger select
register
Trigger select bit
External trigger select
bit (Note 2)
0 : Falling edge of TAi
IN
pin's input signal (Note 3)
1 : Rising edge of TAi
IN
pin's input signal (Note 3)
Note 1: The settings of the corresponding port register and port direction register are invalid.
Note 2: Valid only when the TA
iIN
pin is selected by the event/trigger select bit (address 038216
WR
and 038316). If timer overflow is selected, this bit can be "1" or "0".
Note 3: Set the corresponding port direction register to "0".
Under
development
1-81
Specifications in this manual are tentative and subject to change
Rev. H
Timer A
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.29. Timer specifications in pulse width modulation mode
Fig. 1.55. Timer Ai mode register in pulse width modulation mode
Item Specification
Count source f1, f8, f32, fc32
Count operation Timer counts down (operating as an 8-bit or 16-bit pulse modulator)
Timer reloads new count at a rising edge of PWM pulse and continues counting.
Timer is not affected by a trigger that occurs when counting.
16-bit PWM High level width n/fi n: Set value
Cycle time (2
16
-1)/fi fixed
8-bit PWM High level width n x (m + 1)/fi n: values set Timer Ai s high-order address
Cycle time (28-1) x (m+1)/fi m: values set Timer Ai s low-order address
Count start condition External trigger is input
Timer overflows
Count start flag is set (=1)
Count stop condition Count start flag is reset (=0)
Interrupt request
generation timing
PWM pulse goes L
TAiIN pin function Programmable I/O port or trigger input
TAiOUT pin function Pulse output
Read from timer When Timer Ai register is read, it indicates an indeterminate value.
Write to timer When counting stops
When a value is written to Timer Ai register, it is written to both reload register and
counter.
When counting is in progress
When a value is written to Timer Ai register, it is written to only reload register
(Transferred to counter at next reload time).
Bit name
Timer Ai mode register
Symbol Address When reset
TAiMR(i=0 to 4) 039616 to 039A16 0016
FunctionBit symbol
b7 b6 b5 b4 b3 b2 b1 b0
Operation mode
select bit 1 1 : PWM mode
b1 b0
TMOD1
TMOD0
MR0
MR1
MR3
0 0 : f1
0 1 : f8
1 0 : f32
1 1 : fC32
b7 b6
TCK1
TCK0
Count source select bit
WR
111
1 (Must always be “1” in PWM mode)
16/8-bit PWM mode
select bit
0: Functions as a 16-bit pulse width modulator
1: Functions as an 8-bit pulse width modulator
Trigger select bit
External trigger select
bit (Note 1)
0: Falling edge of TAi IN pin's input signal (Note 2)
1: Rising edge of TAi IN pin's input signal (Note 2)
0: Count start flag is valid
1: Selected by event/trigger select register
Note 1: Valid only when the TAiIN pin is selected by the event/trigger select bit
(addresses 038216 and 038316). If timer overflow is selected, this bit can be “1” or “0”.
MR2
Note 2: Set the corresponding port direction register to "0".
Under
development
1-82
Specifications in this manual are tentative and subject to change
Rev. H
Timer A
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.56. Example of how a 16-bit pulse width modulator operates
Fig. 1.57. Example of how an 8-bit pulse width modulator operates
Count source (Note1)
TA iIN pin input signal
Underflow signal of
8-bit prescaler (Note2)
PWM pulse output
from TA iOUT pin
“H”
“H”
“H”
“L”
“L”
“L”
“1”
“0”
Timer Ai interrupt
request bit
Cleared to “0” when interrupt request is accepted, or cleared by software
fi : Frequency of count source
(f1, f8, f32, fC32)
Note 1: The 8-bit prescaler counts the count source.
Note 2: The 8-bit pulse width modulator counts the 8-bit prescaler's underflow signal.
Condition : Reload register high-order 8 bits = 02
16
Reload register low-order 8 bits = 02
16
External trigger (falling edge of TAiIN pin input signal) is selected
1 / f
i
X (m
+ 1) X (2 – 1)
8
1 / f
i
X (m + 1) X n
1 / f
i
X (m + 1)
Note 3: m = 00
16
to FE
16
; n = 00
16
to FE
16
1 / fi
X
(2 – 1)
16
Count source
TA
iIN
pin
input signal
PWM pulse output
from TA
iOUT
pin
Condition : Reload register = 000316 , when external trigger
(rising
edge of TAiIN
pin input signal) is selected
Trigger is not generated by this signal
“H”
“H”
“L”
“L”
Timer Ai interrupt
request bit
“1”
“0”
Cleared to “0” when interrupt request is accepted, or cleared by software
f
i
: Frequency of count source
(f
1
, f
8
, f
32
, f
C32
)
Note: n = 0000
16
to FFFE
16
1 / fi
X
n
Note: n = 0000
1-83
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Timer A
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.58. Block diagram of Real-time port output
(5) Real-time port mode
When Real-time port output is selected, the data previously written to the port Pm latch is clocked into the
Real-time port latch each time the corresponding Timer Ai underflows. The Real-time port data is written to
the corresponding port Pm register. When the Real-time port mode select bit changes state from "0" to "1",
the output of the Real-time port latch is cleared, which is ouput to the corresponding pin. It is when Timer Ai
underflows first that the Real-time port data is ouput. If the Real-time port data is modified when the Real-
time port function is enabled, the modified value is output when Timer Ai underflows next time. Timer A0
interrupt latches Ports P3 and P4. The port functions as an ordinary port when the Real-time port function is
disabled.
Make sure Timer Ai for Real-time port output is set for timer mode, and is set to have "no gate function" using
the gate function select bit. Also, before setting the Real-time port mode select bit to "1", temporarily turn off
Timer Ai and write its set value to the register. Figure 1.58 shows the block diagram for Real-time port output.
Figure 1.59 shows the Real-time control register. Figure 1.60 shows timing in Real-time port output operation.
*Timer Ai mode register (Address 039616 and 039716)
00 00
b7 b6 b5 b4 b3 b2 b1 b0
Data bus
Data bus
Data bus
Data bus Port
latch
Port
latch
Port
latch
Port
latch
Timer Ai interrupt
Timer Ai
* Timer mode
T Q
D
T Q
D
T Q
D
T Q
D
Real time port latch
~
~~
~
P30/RTP00
RTP0 Real-time
port select bit
P31/RTP01
P46/RTP70
P47/RTP71
RTP7 Real-time
port select bit
Data bus
Set values for Real-time port used in Timer Ai mode register
~
~
Timer A0 interrupt
Latches P3
Latches P4
1-84
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Timer A
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Figure 1.60. Timing in Real-time port output operation
Figure 1.59. Real-time port control register
Start count
Underflow Underflow
Timer
5516
5516
AA16
AA16
Counter content (hex)
Count start flag
Timer Ai interrupt
request bit
(i=0, 1, 5, 6)
Real time port output
Writing to port Pm register
(m=0, 1, 2, 12)
Value to port Pm (example)
“1”
“0”
“1”
“0”
Note : After a reset, the value of the real time port latch is “00”.
Ai.
Real-time port control register (Note)
Symbol Address When reset
RTP 03FF16 000000002
Bit name Function
Bit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
The corresponding ports of
output is controlled
0 : Ordinary port output
1 : Real-time port output
RTP0
RTP1
RTP2
RTP3
P3
0
, P3
1
real-time port
mode select bit
P3
2,
P3
3
real-time port
mode select bit
P3
4,
P3
5
real-time port
mode select bit
P3
6,
P3
7
real-time port
mode select bit
Note: The corresponding port direction register is invalid
RTP4
RTP5
RTP6
RTP7
P4
0,
P4
1
real-time port
mode select bit
P4
2,
P4
3
real-time port
mode select bit
P4
4,
P4
5
real-time port
mode select bit
P4
6,
P4
7
real-time port
mode select bit
O O
O O
O O
O O
Under
development
1-85
Specifications in this manual are tentative and subject to change
Rev. H
Timer B
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Timer B
Figure 1.61shows the block diagram of Timer B. Figures 1.62 and 1.63 show the Timer B-related regis-
ters. Use the Timer Bi mode register (i= 0 to 5) bits 0 and 1 to choose the desired mode.
Timer B has three operation modes listed as follows:
•Timer mode: The timer counts an internal count source.
•Event counter mode: The timer counts pulses from an external source or a timer overlfow.
•Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or
pulse width.
Clock source selection
(address 038016)
• Event counter
• Timer
• Pulse period/pulse width measurement Reload register (16)
Low-order 8 bits
Data bus low-order bits
Data bus high-order bits
f1
f8
f32
TBj overflow
j = i – 1.
Note, however,
Can be selected in only
event counter mode
Count start flag
fC32
Polarity switching
and edge pulse
TBiIN
(i = 0 to 5)
Counter reset circuit
Counter (16)
TBi Address TBj
Timer B0 039116 039016 Timer B2
Timer B1 0393 0392 Timer B0
j = 2 when i = 0
j = 5 when i = 3
Timer B2 039516 039416 Timer B1
Timer B3 035116 035016 Timer B5
Timer B4 035316 035216 Timer B3
Timer B5 035516 035416 Timer B4
16 16
High-order 8-bits
Timer Bi mode register Symbol Address When reset
TBiMR(i = 0 to 5) 039B16 to 039D16 00XX00002
035B16 to 035D16 00XX00002
Bit name FunctionBit symbol
WR
b7 b6 b5 b4 b3 b2 b1 b0
0 0 : Timer mode
0 1 : Event counter mode
1 0 : Pulse period/pulse width
measurement mode
1 1 : Inhibited
b1 b0
TCK1
MR3
MR2
MR1
TMOD1
MR0
TMOD0
TCK0
Function varies with each operation mode
Count source select bit
(Function varies with each operation mode)
Operation mode select bit
(Note 1)
(Note 2)
Note 1: Timer B0, Timer B3.
Note 2: Timer B1, Timer B2, Timer B4, Timer B5.
Fig. 1.62. Timer B-related registers (1)
Fig. 1.61. Block diagram of Timer B
Under
development
1-86
Specifications in this manual are tentative and subject to change
Rev. H
Timer B
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Symbol Address When reset
TABSR 038016 0016
Count start flag
Bit name
Bit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
Timer B2 count start flag
Timer B1 count start flag
Timer B0 count start flag
Timer A4 count start flag
Timer A3 count start flag
Timer A2 count start flag
Timer A1 count start flag
Timer A0 count start flag 0 : Stops counting
1 : Starts counting
TB2S
TB1S
TB0S
TA4S
TA3S
TA2S
TA1S
TA0S
Function
Symbol Address When reset
CPSRF 038116 0XXXXXXX2
Clock prescaler reset flag
Bit name Function
Bit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
Clock prescaler reset flag 0 : No effect
1 : Prescaler is reset
(When read, the value is “0”)
CPSR
Symbol Address When reset
TB0 039116, 039016 Indeterminate
TB1 039316, 039216 Indeterminate
TB2 039516, 039416 Indeterminate
TB3 035116, 035016 Indeterminate
TB4 035316, 035216 Indeterminate
TB5 035516, 035416 Indeterminate
b7 b0 b7 b0
(b15) (b8)
Timer Bi register (Note)
WR
• Pulse period / pulse width measurement mode
Measures a pulse period or width
• Timer mode 0000 16 to FFFF16
Counts the timer's period
Function
Values that can be set
• Event counter mode 000016 to FFFF16
Counts external pulses input or a timer overflow
Note: Read and write data in 16-bit units.
Symbol Address When reset
TBSR 034016
Timer B3, 4, 5 count start flag
Bit name
Bit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
Timer B5 count start flag
Timer B4 count start flag
Timer B3 count start flag 0 : Stops counting
1 : Starts counting
TB5S
TB4S
TB3S
Function
000XXXXX 2
Nothing is assigned.
Write "0" when writing to these bits. When read, the value is "0".
Nothing is assigned.
Write "0" when writing to these bits. When read, the value is "0".
Fig. 1.63. Timer B-related registers (2)
Under
development
1-87
Specifications in this manual are tentative and subject to change
Rev. H
Timer B
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(1) Timer mode
In this mode, the timer counts an internally generated count source. (See Table 1.30).
Figure 1.64 shows the Timer Bi mode register in timer mode.
Usage Precaution
Reading the Timer Bi register while a count is in progress allows reading , with arbitrary timing, the value of
the counter. Reading the Timer Bi register with the reload timing gets “FFFF16”. Reading the Timer Bi
register after setting a value in the Timer Bi register with a count halted but before the counter starts counting
gets a proper value.
Table 1.30. Timer mode specifications
Count source
Count operation
Divide ratio
Count start condition
Count stop condition
Interrupt request generation timing
TBiIN pin function
Read from timer
Write to timer
f1, f8, f32, fc32
Count down
When the timer underflows, it reloads the reload register contents before continuous counting
1/(n+1) n: Set value
Count start flag is set (=1)
Count start is reset (=0)
When the timer underflows
Programmable I/O port or gate input
Count value can be read out by reading Timer Bi register
When counting stopped
W hen a value is written to Timer Bi register, it is written to both reload register and counter
When the timer underflows, it reloads the reload register contents before continuous counting
When a value is written to Timer Bi register,it is written to only reload register
(Transferred to counter at
Item Specification
next reload time)
Under
development
1-88
Specifications in this manual are tentative and subject to change
Rev. H
Timer B
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(2) Event counter mode
In this mode, the timer counts an external signal or an internal timer's overflow. (See Table 1.31).
Figure 1.65. shows the Timer Bi mode register in event counter mode.
Usage Precaution
Reading the Timer Bi register while a count is in progress allows reading , with arbitrary timing, the value of
the counter. Reading the Timer Bi register with the reload timing gets “FFFF16”. Reading the Timer Bi
register after setting a value in the Timer Bi register with a count halted but before the counter starts counting
gets a proper value
Fig. 1.64. Timer Bi mode register in timer mode
Note 1: Timer B0, Timer B3.
Note 2: Timer B1, Timer B2, Timer B4, Timer B5.
Timer Bi mode register
Symbol Address When reset
TBiMR(i=0 to 5) 039B16 to 039D16 00XX00002
035B16 to 035D16 00XX00002
Bit name Function
Bit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
Operation mode select bit 0 0 : Timer mode
b1 b0
TMOD1
TMOD0
MR0 Invalid in timer mode
Can be “0” or “1”
MR2
MR1
MR3
0 0 : f1
0 1 : f8
1 0 : f32
1 1 : fC32
TCK1
TCK0 Count source select bit
0
Invalid in timer mode.
0
0 (Fixed to “0” in timer mode ; i = 0, 3) (Note 1)
(Note 2)
b7 b6
Nothing is assigned (i=1, 2, 4, 5)
Write "0" when writing to this bit. If read, the value is indeterminate.
Write "0" when writing to this bit. If read in timer mode,
the value is indeterminate.
Under
development
1-89
Specifications in this manual are tentative and subject to change
Rev. H
Timer B
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.65. Timer Bi mode register in event counter mode
Table 1.31. Timer specifications in event counter mode
Item Specification
Count source • External signals input to TBiIN pin
• Effective edge of count source can be a rising edge or falling edge or both as
selected by software
Count operation • Count down
• When the timer underflows, it reloads the reload register content before conti-
nous counting.
Divide ratio 1/(n + 1) n: Set value
Count start condition Count start flag is set (=i)
Count stop condition Count start flag is reset (=0)
Interrupt request
generation timing
The timer underflows.
TBiIN pin function Count source input
Read from timer Count value can be read out by reading Timer Bi register
Write to timer • When counting stops
When a value is written to Timer Bi register, it is written to both reload register
and counter.
• When counting is in progress
When a value is written to Timer Bi register, it is written to only reload register.
(Transferred to counter at next reload time).
Timer Bi mode register
Symbol Address When reset
TBiMR(i=0 to 5) 039B
16
to 039D
16
00XX0000
2
035B
16
to 035D
16
00XX0000
2
Bit name FunctionBit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
Operation mode select bit 0 1 : Event counter mode
b1 b0
TMOD1
TMOD0
MR0
Count polarity select
bit
(Note 1)
MR2
MR1
MR3 Invalid in event counter mode.
In an attempt to write to this bit, write “0”. If read, the value in
event counter mode, is indeterminate.
TCK1
TCK0
01
0 0 : Counts external signal's
falling edges
0 1 : Counts external signal's
rising edges
1 0 : Counts external signal's
falling and rising edges
1 1 : Inhibited
b3 b2
Nothing is assigned (i = 1, 2, 4, 5).
Note 1: Valid only when input from the TBi
IN
pin is selected as the event clock.
If timer's overflow is selected, this bit can be “0” or “1”.
Note 2: Timer B0, Timer B3.
Note 3: Timer B1, Timer B2, Timer B4, Timer B5.
Note 4: Set the corresponding port direction register to “0”.
Invalid in event counter mode.
Can be “0” or “1”.
Event clock select
0 : Input from TBi
IN
pin (Note 4)
1 : TBj overflow
(j = i – 1; however, j = 2 when i = 0,
j = 5 when i = 3)
0 (Fixed to “0” in event counter mode; i = 0, 3)
(Note 2)
(Note 3)
Write "0" when writing to this bit. If read, the value
is indeterminate.
Under
development
1-90
Specifications in this manual are tentative and subject to change
Rev. H
Timer B
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(3) Pulse period/pulse width measurement mode
In this mode, the timer measures the pulse period or pulse width of an external signal. (See Table 1.32).
Figure 1.66 shows the Timer Bi mode register in pulse period/pulse width measurement mode. Figure 1.67
shows the operation timing when measuring a pulse period. Figure 1.68 shows the operation timing when
measuring a pulse width.
Usage Precautions
(1) If changing the measurement mode select bit is set after a count is started, the Timer Bi interrupt request
bit goes to “1”.
(2) When the first effective edge is input after a count is started, an indeterminate value is transferred to the
reload register. At this time, Timer Bi interrupt request is not generated.
Note 1: An interrupt requst is not generated when the first effective edge is input after the timer has started counting.
Note 2: The value read out from the Timer Bi register is indeterminate until the second effective edge is input.
Item Specification
Count source f1, f8, f32, fc32
Count operation Count up
Counter value 000016 is transferred to reload register at measurement pulse s effec-
tive edge and the timer continues counting.
Count start condition Count start flag is set (=1)
Count stop condition Count start flag is reset (=0)
Interrupt request
generation timing
When measurement pulse s effective edge is input (Note 1)
When an overflow occurs. (Simultaneously, the Timer Bi overflow flag changes to
1 . The timer Bi overlfow changes to 0 when the count start flag is 1 and the
value is written to another Timer Bi timer mode register).
TBiIN pin function Measurement pulse input
Read from timer When Timer Bi register is read, it indicates the reload register s content (measurement
result) (Note 2)
Write to timer Cannot write to timer
Table 1.32. Timer specifications in pulse period/pulse width measurement mode
Under
development
1-91
Specifications in this manual are tentative and subject to change
Rev. H
Timer B
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.66. Timer Bi mode register in pulse period/pulse width measurement mode
Timer Bi mode register
Symbol Address When reset
TBiMR(i=0 to 5) 039B
16
to 039D
16
00XX0000
2
035B
16
to 035D
16
00XX0000
2
Bit name
Bit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
Operation mode
select bit 1 0 : Pulse period / pulse width
measurement mode
b1 b0
TMOD1
TMOD0
MR0
Measurement mode
select bit
MR2
MR1
MR3
TCK1
TCK0
01
0 0 : Pulse period measurement (Interval between
measurement pulse's falling edge to falling edge)
0 1 : Pulse period measurement (Interval between
measurement pulse's rising edge to rising edge)
1 0 : Pulse width measurement (Interval between
measurement pulse's falling edge to rising edge,
and between rising edge to falling edge)
1 1 : Inhibited
Function
b3 b2
Count source
select bit
Timer Bi overflow
flag ( Note 1) 0 : Timer did not overflow
1 : Timer has overflowed
0 0 : f
1
0 1 : f
8
1 0 : f
32
1 1 : f
C32
b7 b6
Note 1: The Timer Bi overflow flag changes to “0” when the count start flag is “1” and a value is written to the
Timer Bi mode register. This flag cannot be set to “1” by software.
Note 2: Timer B0, Timer B3.
Note 3: Timer B1, Timer B2, Timer B4, Timer B5.
0 (Fixed to “0” in pulse period/pulse width measurement mode; i = 0, 3)
(Note 2)
(Note 3)
Nothing is assigned. ( i= 1, 2, 4, 5)
Write "0" when writing to this bit. If read, the value is indeterminate.
Count source
Measurement pulse
Count start flag
Timer Bi interrupt
request bit
Timing at which counter
reaches “0000
16
”
“H”
“1”
Transfer
(indeterminate value)
“L”
“0”
“0”
Timer Bi overflow flag
“1”
“0”
Note 1: Counter is initialized at completion of measurement.
Note 2: Timer has overflowed.
(Note 1)(Note 1) (Note 2)
Cleared to “0” when interrupt request is accepted, or cleared by software.
Transfer
(measured value)
“1”
Reload register counter
transfer timing
Fig. 1.67. Operation timing when measuring a pulse period
Under
development
1-92
Specifications in this manual are tentative and subject to change
Rev. H
Timer B
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.68. Operation timing when measuring a pulse width
Measurement pulse
“H”
Count source
Count start flag
Timer Bi interrupt
request bit
Timing at which counter
reaches “000016”
“1”
“1”
Transfer
(measured value) Transfer
(measured value)
“L”
“0”
“0”
Timer Bi overflow flag
“1”
“0”
Note 1: Counter is initialized at completion of measurement.
Note 2: Timer has overflowed.
(Note 1)(Note 1)(Note 1)
Transfer
(measured
value)
(Note 1)
Cleared to “0” when interrupt request is accepted, or cleared by software.
(Note 2)
Transfer
(indeterminate
value)
Reload register counter
transf er timing
Under
development
1-93
Specifications in this manual are tentative and subject to change
Rev. H
Timer Functions for Three-phase Motor Control
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Timer functions for three-phase motor control
Use of more than one built-in Timer A and Timer B provides the means of outputting three-phase
motor driving waveforms.
Figures 1.69 to 1.71 show registers related to timers for three-phase motor control.
Fig. 1.69. Registers related to timers for three-phase motor control
Three-phase PWM control register 0
Symbol
Address
When reset
INVC0 034816 0016
b7 b6 b5 b4 b3 b2 b1 b0
Effective interrupt output
polarity select bit
(Note 4)
INV00
Bit symbol Bit name Description
RW
INV01
Effective interrupt output
specification bit
(Note4)
INV02 Mode select bit
(Note 2)
INV04 Positive and negative
phases concurrent L
output disable function
enable bit
INV07 Software trigger bit
INV06 Modulation mode select
bit (Note 3)
INV05 Positive and negative
phases concurrent L
output detect flag
INV03 Output control bit
0: A Timer B2 interrupt occurs when the timer
A1 reload control signal is “1”.
1: A Timer B2 interrupt occurs when the timer
A1 reload control signal is “0”.
Effective only in three-phase mode 1
0: Not specified.
1: Selected by the effective interrupt output
polarity selection bit.
Effective only in three-phase mode 1
0: Normal mode
1: Three-phase PWM output mode
0: Output disabled
1: Output enabled
0: Feature disabled
1: Feature enabled
0: Not detected yet
1: Already detected
0: Triangular wave modulation mode
1: Sawtooth wave modulation mode
1: Trigger generated
The value, when read, is “0”.
(Note 1)
Note 1:
Note 2:
Note 3:
Note 4:
No value other than “0” can be written.
Selecting three-phase PWM output mode causes P8 0, P81, and P72 through P75 to output U, U, V, V, W, and W, and works the
timer for setting short circuit prevention time, the U, V, W phase output control circuits, and the circuit for setting Timer B2 interrupt
frequency.
In triangular wave modulation mode:
The short circuit prevention timer starts in synchronization with the falling edge of Timer Ai output.
The data transfer from the three-phase buffer register to the three-phase output shift register is made only once in synchronization
with the transfer trigger signal after writing to the three-phase output buffer register.
In sawtooth wave modulation mode:
The short circuit prevention timer starts in synchronization with the falling edge of Timer A output and with the transfer trigger signal
The data transfer from the three-phase output buffer register to the three-phase output shift register is made with respect to every
transfer trigger.
To write “1” both to bit 0 (INV00) and bit 1 (INV01) of the three-phase PWM control register, set in advance the content of the Timer
B2 interrupt occurrences frequency set counter.
Three-phase PWM control register 1
Symbol
Address
When reset
INVC1 034916 0016
Bit name DescriptionBit symbol
WR
INV10
INV11
INV12
Timer Ai start trigger
signal select bit
Timer A1-1, A2-1, A4-1
control bit
Short circuit timer count
source select bit
0: Timer B2 overflow signal
1: Timer B2 overflow signal,
signal for writing to timer B2
0: Three-phase mode 0
1: Three-phase mode 1
0 : Not to be used
1 : f1/2
b7 b6 b5 b4 b3 b2 b1 b0
Reserved bit Always set to “0”
0
Note 1: To use three-phase PWM output mode, write “1” to INV12.
Nothing is assigned.
Write "0" when writing to this bit. If read, the value is "0".
Nothing is assigned.
Write "0" when writing to these bits. If read, the value is "0".
Under
development
1-94
Specifications in this manual are tentative and subject to change
Rev. H
Timer Functions For Three-phase Motor Control
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.70. Registers related to timers for three-phase motor control
Three-phase output buffer register 0
Symbol Address When reset
IDB0 034A16 3F16
Bit name Function
Bit Symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
DU0
DUB0
DV0
DW0
DVB0
DWB0
U phase output buffer 0 Setting in U phase output buffer 0
V phase output buffer 0
W phase output buffer 0
U phase output buffer 0
V phase output buffer 0
W phase output buffer 0
Setting in V phase output buffer 0
Setting in W phase output buffer 0
Setting in W phase output buffer 0
Setting in V phase output buffer 0
Setting in U phase output buffer 0
Three-phase output buffer register 1
Symbol Address When reset
IDB1 034B16 3F16
Bit name Function
Bit Symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
DU1
DUB1
DV1
DW1
DVB1
DWB1
U phase output buffer 1 Setting in U phase output buffer 1
V phase output buffer 1
W phase output buffer 1
U phase output buffer 1
V phase output buffer 1
W phase output buffer 1
Setting in V phase output buffer 1
Setting in W phase output buffer 1
Setting in W phase output buffer 1
Setting in V phase output buffer 1
Setting in U phase output buffer 1
Dead time timer
Symbol Address When reset
DTT 034C16 Indeterminate
Function Values that can be set WR
b7 b0
Set dead time timer 1 to 255
Timer B2 interrupt occurrences frequency set counter
Symbol Address When reset
ICTB2 034D 16 Indeterminate
Function Values that can be set WR
b3 b0
Set occurrence frequency of Timer B2
interrupt request 1 to 15
Note: When executing read instruction of this register, the contents of three-phase shift
register is read out.
Note: When executing read instruction of this register, the contents of three-phase shift
register is read out.
Note1: In setting 1 to bit 1 (INV01) - the effective interr upt output specification bit - of three-
phase PWM control register 0, do not change the B2 interrupt occurrences frequency
set counter to deal with the timer function for three-phase motor control.
Note 2: Do not write at the timing of an overflow occurrence in Timer B2
Nothing is assigned.
Write "0" when writing to these bits. If read, the value is "0".
Nothing is assigned.
Write "0" when writing to these bits. If read, the value is "0".
Under
development
1-95
Specifications in this manual are tentative and subject to change
Rev. H
Timer Functions for Three-phase Motor Control
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.71. Registers related to timers for three-phase motor control
Symbol Address When reset
TA11 0343
16
,0342
16
Indeterminate
TA21 0345
16
,0344
16
Indeterminate
TA41 0347
16
,0346
16
Indeterminate
b7 b0 b7 b0
(b15) (b8)
WR
Counts an internal count source 0000
16
to FFFF
16
Function
Values that can be set
Timer Ai-1 register (Note)
Note: Read and write data in 16-bit units.
Symbol Address When reset
TA1 0389
16
,0388
16
Indeterminate
TA2 038B
16
,038A
16
Indeterminate
TA4 038F
16
,038E
16
Indeterminate
TB2 0395
16
,0394
16
Indeterminate
b7 b0 b7 b0
(b15) (b8)
WR
• Timer mode 0000
16
to FFFF
16
Counts an internal count source
Function
Values that can be set
• One-shot timer mode 0000
16
to FFFF
16
Counts a one shot width
Note: Read and write data in 16-bit units.
Timer Ai register (Note)
TA1TGL
Symbol Address When reset
TRGSR 0383
16
00
16
Timer A1 event/trigger
select bit 0 0 :
Input on TA1
IN
is selected (Note)
0 1 : TB2 overflow is selected
1 0 : TA0 overflow is selected
1 1 : TA2 overflow is selected
Trigger select register
Bit name FunctionBit symbol
b0
0 0 :
Input on TA2
IN
is selected (Note)
0 1 : TB2 overflow is selected
1 0 : TA1 overflow is selected
1 1 : TA3 overflow is selected
0 0 :
Input on TA3
IN
is selected (Note)
0 1 : TB2 overflow is selected
1 0 : TA2 overflow is selected
1 1 : TA4 overflow is selected
0 0 :
Input on TA4
IN
is selected (Note)
0 1 : TB2 overflow is selected
1 0 : TA3 overflow is selected
1 1 : TA0 overflow is selected
Timer A2 event/trigger
select bit
Timer A3 event/trigger
select bit
Timer A4 event/trigger
select bit
WR
TA1TGH
TA2TGL
TA2TGH
TA3TGL
TA3TGH
TA4TGL
TA4TGH
b1 b0
b3 b2
b5 b4
b7 b6
Note: Set the corresponding port direction register to “0”.
b7 b6 b5 b4 b3 b2 b1
Symbol Address When reset
TABSR 0380
16
00
16
Count start flag
Bit name FunctionBit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
Timer B2 count start flag
Timer B1 count start flag
Timer B0 count start flag
Timer A4 count start flag
Timer A3 count start flag
Timer A2 count start flag
Timer A1 count start flag
Timer A0 count start flag 0 : Stops counting
TB2S
TB1S
TB0S
TA4S
TA3S
TA2S
TA1S
TA0S 1 : Starts counting
Under
development
1-96
Specifications in this manual are tentative and subject to change
Rev. H
Timer Functions For Three-phase Motor Control
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.72. Timer mode registers in three-phase waveform mode
Three-phase motor driving waveform output mode
Setting “1” in the mode select bit (bit 2 at 034816) shown in Figure 1.69, causes three-phase waveform mode
that uses four Timers A1, A2, A4, and B2 to be selected. As shown in Figure 1.72, set Timers A1, A2, and A4
in one-shot timer mode, set the trigger in Timer B2, and setTimer B2 in timer mode using the respective timer
mode registers.
Bit name
Timer Ai mode register
Symbol Address When reset
TA1MR 0397
16
00
16
TA2MR 0398
16
00
16
TA3MR 039A
16
00
16
Function
Bit symbol
b7 b6 b5 b4 b3 b2 b1 b0
Operation mode
select bit 1 0 : One-shot timer mode
b1 b0
TMOD1
TMOD0
MR0 Pulse output function
select bit 0 (Must always be “0” in three-phase PWM
output mode)
MR2
MR1
MR3 0 (Must always be “0” in one-shot timer mode)
0 0 : f
1
0 1 : f
8
1 0 : f
32
1 1 : f
C32
b7 b6
TCK1
TCK0 Count source select bit
100
1 : Selected by event/trigger select
register
Trigger select bit
External trigger select
bit
WR
Timer B2 mode register
Symbol Address When reset
TB2MR 039D
16
00XX0000
2
Bit name Function
Bit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
Operation mode select bit 0 0 : Timer mode
b1 b0
TMOD1
TMOD0
MR0 Invalid in timer mode
Can be “0” or “1”
MR2
MR1
MR3
0 0 : f
1
0 1 : f
8
1 0 : f
32
1 1 : f
C32
TCK1
TCK0 Count source select bit
0
Invalid in timer mode.
0
0 (Fixed to “0” in timer mode ; i = 0)
b7 b6
1
0
Invalid in three-phase PWM output mode
Under
development
1-97
Specifications in this manual are tentative and subject to change
Rev. H
Timer Functions for Three-phase Motor Control
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Figure 1.73 shows the block diagram for three-phase waveform mode. In three-phase waveform mode, the
positive-phase waveforms (U phase, V phase, and W phase) and negative waveforms (U phase, V phase,
and W phase), six waveforms in total, are output from P80, P81, P72, P73, P74, and P75 as active on the “L”
level. Of the timers used in this mode, Timer A4 controls the U phase and U phase, timer A1 controls the V
phase and V phase, and Timer A2 controls the W phase and W phase respectively; Timer B2 controls the
periods of one-shot pulse output from Timers A4, A1, and A2.
In outputting a waveform, dead time can be set so as to cause the “L” level of the positive waveform output
(U phase, V phase, and W phase) not to lap over the “L” level of the negative waveform output (U phase, V
phase, and W phase).
To set the dead time, use three 8-bit timers sharing the reload register. A value from 1 through 255 can be set
as the count of the timer for setting dead time. The timer for setting dead time works as a one-shot timer. If a
value is written to the timer (034C16), the value is written to the reload register shared by the three timers for
setting dead time.
Any of the timers for setting dead time takes the value of the reload register into its counter, if a start trigger
comes from its corresponding timer, and performs a down count in line with the clock source selected by the
dead time timer count source select bit (bit 2 at 034916). The timer can receive another trigger again before
the count from the previous trigger is completed. In this instance, the timer reloads the reload register's
contents aand starts the down count again.
Because the timer for setting dead time works as a one-shot timer, it starts outputting pulses if triggered; it
stops outputting pulses as soon as its content becomes 0016, and waits for the next trigger.
The positive waveforms (U phase, V phase, and W phase) and the negative waveforms (U phase, V phase,
and W phase) in three-phase waveform mode are output from respective ports by means of setting “1” in the
output control bit (bit 3 at 034816). Setting “0” in this bit causes the ports to return to a general purpose I/O
port. This bit can be set to “0” by use of the applicable instruction, entering a falling edge in the NMI terminal,
or by resetting. Also, if “1” is set in the positive and negative phases concurrently, the L output disable
function enable bit (bit 4 at 034816) causes one of the pairs of U phase and U phase, V phase and V phase,
and W phase and W phase to go to “L”. As a result, the port becomes the state set by the port direction
register.
Under
development
1-98
Specifications in this manual are tentative and subject to change
Rev. H
Timer Functions For Three-phase Motor Control
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.73. Block diagram for three-phase waveform mode
Timer B2
(Timer mode)
Overflow Interrupt occurrence
frequency set counter Interrupt request bit
U(P8
0
)
U(P8
1
)
V(P7
2
)
V(P7
3
)
W(P7
4
)
W(P7
5
)
NMI
RESET R
D
D
TQ
D
TQ
D
TQ
D
TQ
For short circuit
prevention D
TQ
D
T
Q
Q
INV03
INV05
Diagram for switching to P8
0
, P8
1
, and to P7
2
- P7
5
is not shown.
INV04
Timer A4 counter
(One-shot timer mode)
(One-shot timer mode)
(One-shot timer mode)
Trigger
Timer A4 Reload Timer A4-1
Timer A1 counter
Trigger
Timer A1 Reload Timer A1-1
Timer A2 counter
Trigger
Timer A2 Reload Timer A2-1
INV0
7
TQINV11
Dead time timer setting (8)
INV00 1
0
INV01
INV11
DU0
DU1
T
DQ T
DQ
DUB0
DUB1
T
DQ T
DQ
U phase output control circuit
U phase output signal
U phase output signal
V phase output
control circuit
To be set to “0” when timer A4 stops
TQINV11
To be set to “0” when timer A1 stops
TQINV11
To be set to “0” when Timer A2 stops
U phase output
control circuit
V phase output signal
W phase output signal
V phase output signal
W phase output signal
Signal to be
written to B2
Trigger signal for
timer Ai start
Trigger signal for
transfer
INV10
Circuit foriInterrupt occurrence
frequency set counter
Bit 0 at 034B
16
Bit 0 at 034A
16
Three-phase output
shift register
(U phase)
Control signal for timer A4 reload
f
1
INV12
1
1/2
n = 1 to 15
Reload register
n = 1 to 255
Dead time timer setting
n = 1 to 255
Dead time timer setting (8)
n = 1 to 255
n = 1 to 255
Trigger
INV06
Trigger
Trigger
Trigger
Trigger
Trigger
INV06
INV06
(Note)
Note: To use three-phase output mode, write "1" to INV12
Under
development
1-99
Specifications in this manual are tentative and subject to change
Rev. H
Timer Functions for Three-phase Motor Control
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Delta modulation
To generate a PWM waveform of triangular wave modulation, set “0” in the modulation mode select bit (bit 6
at 034816). Also, set “1” in the Timers A4-1, A1-1, A2-1 control bit (bit 1 at 034916). In this mode, each of
Timers A4, A1, and A2 has two timer registers, and alternately reloads the timer register’s content to the
counter every time Timer B2 counter’s content becomes 000016. If “1” is set to the effective interrupt output
specification bit (bit 1 at 034816), the frequency of interrupt requests that occur every time the Timer B2
counter’s value becomes 000016 can be set by use of the Timer B2 counter (034D16) . The frequency of
occurrences is dependent on the reload value of Timer B2. The reload value cannot be "0".
Setting “1” in the effective interrupt output specification bit (bit 1 at 034816) provides the means to choose
which value of the Timer A1 reload control signal to use, “0” or “1”, to cause Timer B2’s interrupt request to
occur. To make this selection, use the effective interrupt output polarity selection bit (bit 0 at 034816).
An example of U phase waveform is shown in Figure 1.74, and the description of waveform output workings
is given below. Set “1” in DU0 (bit 0 at 034A16). And set “0” in DUB0 (bit 1 at 034A16). In addition, set “0” in
DU1 (bit 0 at 034B16) and set “1” in DUB1 (bit 1 at 034B16). Also, set “0” in the effective interrupt output
specification bit (bit 1 at 034816) to set a value in the timer B2 interrupt occurrence frequency set counter. By
this setting, a Timer B2 interrupt occurs when the Timer B2 counter’s content becomes 000016 as many as
(setting) times. Furthermore, set “1” in the effective interrupt output specification bit (bit 1 at 034816), set in
the effective interrupt polarity select bit (bit 0 at 034816) and set "1" in the interrupt occurrence frequency set
counter (034D16). These settings cause a Timer B2 interrupt to occur every other interval when the U phase
output goes to “H”.
When the Timer B2 counter’s content becomes 000016, Timer A4 starts outputting one-shot pulses. In this
instance, the content of DU1 (bit 0 at 034B16) and that of DU0 (bit 0 at 034A16) are set in the three-phase
output shift register (U phase), the content of DUB1 (bit 1 at 034B16) and that of DUB0 (bit 1 at 034A16) are
set in the three-phase shift register (U phase). After triangular wave modulation mode is selected, however,
no setting is made in the shift register even though the Timer B2 counter’s content becomes 000016.
The value of DU0 and that of DUB0 are output to the U terminal (P80) and to the U terminal (P81) respec-
tively. When the Timer A4 counter counts the value written to Timer A4 (038F16, 038E16) and when Timer A4
finishes outputting one-shot pulses, the three-phase shift register’s content is shifted one position, and the
value of DU1 and that of DUB1 are output to the U phase output signal and to U phase output signal respec-
tively. At this time, one-shot pulses are output from the timer for setting dead time used for setting the time
over which the “L” level of the U phase waveform does not lap over the “L” level of the U phase waveform,
which has the opposite phase of the former. The U phase waveform output that started from the “H” level
keeps its level until the timer for setting dead time finishes outputting one-shot pulses even though the three-
phase output shift register’s content changes from “1” to “0” by the effect of the one-shot pulses. When the
timer for setting dead time finishes outputting one-shot pulses, "0" already shifted in the three-phase shift
register goes effective, and the U phase waveform changes to the "L" level. When the Timer B2 counter’s
content becomes 000016, the Timer A4 counter starts counting the value written to Timer A4-1 (034716,
034616), and starts outputting one-shot pulses. When Timer A4 finishes outputting one-shot pulses, the three-
phase shift register’s content is shifted one position, but if the three-phase output shift register’s content
changes from “0” to “1” as a result of the shift, the output level changes from “L” to “H” without waiting for the
timer for setting dead time to finish outputting one-shot pulses. A U phase waveform is generated by these
workings repeatedly. With the exception that the three-phase output shift register on the U phase side is used,
Under
development
1-100
Specifications in this manual are tentative and subject to change
Rev. H
Timer Functions For Three-phase Motor Control
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
the workings in generating a U phase waveform, which has the opposite phase of the U phase waveform, are
the same as in generating a U phase waveform. In this way, a waveform can be picked up from the appli-
cable terminal in a manner in which the "L" level of the U phase waveform doesn’t lap over that of the U
phase waveform, which has the opposite phase of the U phase waveform. The width of the “L” level too can
be adjusted by varying the values of Timer B2, Timer A4, and Timer A4-1. In dealing with the V and W
phases, and V and W phases, the latter are of opposite phase of the former, have the corresponding timers
work similarly to dealing with the U and U phases to generate an intended waveform.
Assigning certain values to DU0 (bit 0 at 034A16) and DUB0 (bit 1 at 034A16), and to DU1 (bit 0 at 034B16)
and DUB1 (bit 1 at 034B16) allows the user to output the waveforms as shown in Figure 1.75, that is, to
output the U phase alone, to fix U phase to “H”, to fix the U phase to “H,” or to output the U phase alone.
Fig. 1.74. Timing chart operation (1)
Timer A4 output
Trigger signal for
Timer Ai start
(Timer B2 ov erflow
signal)
Timer B2
U phase
Dead time
A carrier wave of triangular waveform
Carrier wav e
Signal wave
Timer B2 interrupt occurs
Rewriting Timer A4 and Timer A4-1.
Possible to set the number of overflows to generate an
interrupt by use of the interrupt occurrences frequency
set circuit
U phase
output signal
mn nmpo
Note: Set to Triangular wave modulation mode and to Three-phase mode 1.
Control signal for
Timer A4 reload
m
The Three-phase
shift register
shifts in
synchronization
with the falling
edge of the A4
output.
U phase
U phase
output signal
Under
development
1-101
Specifications in this manual are tentative and subject to change
Rev. H
Timer Functions for Three-phase Motor Control
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.75. Timing chart of operation (2)
Timer A4 output
Trigger signal for
timer Ai start
(Timer B2 overflow
signal)
Timer B2
U phase
Dead time
A carrier wave of triangular waveform
Carrier wave
Signal wave
Rewriting Timer A4 every Timer B2 interrupt occurres.
U phase
output signal
mn nmpo
Note: Set to triangular wave modulation mode and to three-phase mode 0.
Control signal for
Tmer A4 reload
m
U phase
U phase
output signal
Timer B2 interrupt occurres.
Rewriting three-phase buffer register.
Under
development
1-102
Specifications in this manual are tentative and subject to change
Rev. H
Timer Functions For Three-phase Motor Control
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Sawtooth modulation
To generate a PWM waveform of sawtooth wave modulation, set “1” in the modulation mode select bit
(bit 6 at 034816). Also, set “0” in the Timers A4-1, A1-1, and A2-1 control bit (bit 1 at 034916). In this
mode, the timer registers of Timers A4, A1, and A2 comprise conventional Timers A4, A1, and A2
alone, and reload the corresponding timer register’s content to the counter every time the Timer B2
counter’s content becomes 000016. The effective interrupt output specification bit (bit 1 at 034816) and
the effective interrupt output polarity select bit (bit 0 at 034816) go nullified.
An example of U phase waveform is shown in Figure 1.76, and the description of waveform output
workings is given below. Set “1” in DU0 (bit 0 at 034A16), and set “0” in DUB0 (bit 1 at 034A16). In
addition, set “0” in DU1 (bit 0 at 034A16) and set “1” in DUB1 (bit 1 at 034A16).
When the Timer B2 counter’s content becomes 000016, Timer B2 generates an interrupt, and Timer
A4 starts outputting one-shot pulses at the same time. In this instance, the contents of the three-phase
buffer registers DU1 and DU0 are set in the three-phase output shift register (U phase), and the
contents of DUB1 and DUB0 are set in the three-phase output register (U phase). After this, the three-
phase buffer register’s content is set in the three-phase shift register every time the Timer B2
counter’s content becomes 000016.
The value of DU0 and that of DUB0 are output to the U terminal (P80) and to the U terminal (P81)
respectively. When the timer A4 counter counts the value written to Timer A4 (038F16, 038E16) and
when Timer A4 finishes outputting one-shot pulses, the three-phase output shift register’s content is
shifted one position, and the value of DU1 and that of DUB1 are output to the U phase output signal
and to the U output signal respectively. At this time, one-shot pulses are output from the timer for
setting dead time used for setting the time over which the “L” level of the U phase waveform doesn’t
lap over the “L” level of the U phase waveform, which has the opposite phase of the former. The U
phase waveform output that started from the “H” level keeps its level until the timer for setting dead
time finishes outputting one-shot pulses even though the three-phase output shift register’s content
changes from “1” to “0 ”by the effect of the one-shot pulses. When the timer for setting dead time
finishes outputting one-shot pulses, 0 already shifted in the three-phase shift register goes effective,
and the U phase waveform changes to the “L” level. When the Timer B2 counter’s content becomes
000016, the contents of the three-phase buffer registers DU1 and DU0 are set in the three-phase shift
register (U phase), and the contents of DUB1 and DUB0 are set in the three-phase shift register (U
phase) again.
A U phase waveform is generated by these workings repeatedly. With the exception that the three-
phase output shift register on the U phase side is used, the workings in generating a U phase wave-
form, which has the opposite phase of the U phase waveform, are the same as in generating a U
phase waveform. In this way, a waveform can be picked up from the applicable terminal in a manner
in which the “L” level of the U phase waveform doesn’t lap over that of the U phase waveform, which
has the opposite phase of the U phase waveform. The width of the “L” level too can be adjusted by
varying the values of Timer B2 and Timer A4. In dealing with the V and W phases, and V and W
phases, the latter are of opposite phase of the former, have the corresponding timers work similarly to
dealing with the U and U phases to generate an intended waveform.
Setting “1” both in DUB0 and in DUB1 provides a means to output the U phase alone and to fix the U
phase output to “H” as shown in Figure 1.77.
Under
development
1-103
Specifications in this manual are tentative and subject to change
Rev. H
Timer Functions for Three-phase Motor Control
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.76. Timing chart of operation (3)
Timer B2
Timer A4 output
U phase
U phase
Dead time
Carrier wave
Signal wave
A carrier wave of sawtooth waveform
mnop
Note: Set to sawtooth modulation mode and to three-phase mode 0.
Interrupt occurres.
Rewriting the value of Timer A4.
U phase output
signal
U phase
output signal
The three-phase
shift register
shifts in
synchronization
with the falling
edge of Timer A4.
Data transfer is made from the three-
phase buffer register to the three-
phase shift register in step with the
timing of the Timer B overflow.
Trigger signal for
Timer Ai start
(Timer B2 overflow
signal)
Under
development
1-104
Specifications in this manual are tentative and subject to change
Rev. H
Timer Functions For Three-phase Motor Control
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.77. Timing chart of operation (4)
Timer B2
Timer A4 output
U phase
U phase
Dead time
Carrier wav e
Signal wave
A carrier wave of sawtooth waveform
mn p
Note: Set to sawtooth modulation mode and to three-phase mode 0.
U phase
output signal
U phase
output signal
The three-phase
shift register shifts
in synchronization
with the falling
edge of Timer A4.
Trigger signal for
Timer Ai start
(Timer B2 overflow
signal)
Interrupt occurres.
Rewriting the value of Timer A4.
Rewriting three-phase
output buffer register
Data transfer is made from the three-
phase buffer register to the three-
phase shift register in step with the
timing of the Timer B overflow.
Interrupt occurres.
Rewriting the value of Timer A4.
1-105
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial Communications
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Serial Communications
The five channels of serial communication that are available are: UART0, UART1, UART2, SI/O3 and
SI/O4.
UART0 to 2
UART0, UART1 and UART2 have exclusive timers to generate the transfer clock, so each operates
independently from the others.
UARTi (i = 0 to 2) has two operation modes: a clock synchronous serial I/O mode and a clock asynchro-
nous serial I/O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at
addresses 03A016, 03A816 and 037816) determine whether UARTi is used as a clock synchronous serial
I/O or as a UART.
UART0 through UART2 are almost equal in their functions with minor exceptions. UART2 is compliant
with the Subscriber Identity Module (SIM) interface with some extra settings added in clock-asynchro-
nous serial I/O mode. It also has the bus collision detection function that generates an interrupt request
if the TxD pin and the RxD pin are different in level. UART2 also provides support for both I2C and SPI
transfer formats.
Figure 1.78 shows the block diagram of UART0, UART1 and UART2. Figures 1.79 and 1.80 show the
block diagram of the transmit/receive unit. Figures 1.81 to 1.86 show the registers related to UARTi.
Table 1.33 shows the comparison of functions of UART0 through UART2.
Table 1.33. Comparison of functions of UART0 through UART2
Note 1: Only in Clock Synchronous Serial I/O mode.
Note 2: Only in Clock Synchronous Serial I/O mode and 8-bit UART mode.
Note 3: Only in UART mode.
Note 4: Using SIM interface.
Note 5: Input and output when using SIM interface for UART2 only.
Function UART0 UART1 UART2
CLK polarity selection Supported (Note 1) Supported (Note 1) Supported (Note 1)
LSB first/MSB first selection Supported (Note 1) Supported (Note 1) Supported (Note 2)
Continuous receive mode selection Supported (Note 1) Supported (Note 1) Supported (Note 1)
Transfer clock output from multiple
pins selection
Not supported Supported (Note 1) Not supported
Separate CTS/RTS pins Supported Not supported Not supported
Serial data logic switch Not supported Not supported Supported (Note 4)
Sleep mode selection Supported (Note 3) Supported (Note 3) Not supported
TxD, RxD I/O polarity switch Not supported Not supported Supported
TxD, RxD port output format CMOS or N-channel
open drain
CMOS or N-channel
open drain
N-channel open drain
output (Note 5)
Parity error signal output Not supported Not supported Supported (Note 4)
Bus collision detection Not supported Not supported Supported
I2C Not supported Not supported Supported
SPI Not supported Not supported Supported
1-106
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial Communications
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.78. Block diagram of UARTi (i= 0 to 2)
n0 : Values set to UART0 bit rate generator (BRG0)
n1 : Values set to UART1 bit rate generator (BRG1)
n2 : Values set to UART2 bit rate generator (BRG2)
RxD2
Reception
control circuit
Transmission
control circuit
1 / (n
2
+1)
1/16
1/16
1/2
Bit rate generator
(address 0379
16
)
Clock synchronous type
(when internal clock is selected)
UART reception
Clock synchronous type
UART transmission
Clock synchronous type
Clock synchronous type
(when internal clock is selected)
Clock synchronous type
(when external clock is
selected)
Receive
clock
Transmit
clock
CLK2
CTS2 / RTS2
f
1
f
8
f
32
Vcc
RTS
2
CTS
2
TxD2
(UART2)
RxD polarity
reversing circuit
TxD
polarity
reversing
circuit
RxD0
1 / (n
0
+1)
1/2
Bit rate generator
(address 03A1
16
)
Clock synchronous type
(when internal clock is selected)
UART reception
Clock synchronous type
UART transmission
Clock synchronous type
Clock synchronous type
(when internal clock is selected)
Clock synchronous type
(when external clock is
selected)
Receive
clock
Transmit
clock
CLK0
Clock source selection
CTS0 / RTS0
f
1
f
8
f
32
Reception
control circuit
Transmission
control circuit
Internal
External
Vcc
RTS
0
CTS
0
TxD0
Transmit/
receive
unit
RxD1
1 / (n
1
+1)
1/16
1/16
1/2
Bit rate generator
(address 03A9
16
)
Clock synchronous type
(when internal clock is selected)
UART reception
Clock synchronous type
UART transmission
Clock synchronous type
Clock synchronous type
(when internal clock is selected)
Clock synchronous type
(when external clock is
selected)
Receive
clock
Transmit
clock
CLK1
Clock source selection
f
1
f
8
f
32
Reception
control circuit
Transmission
control circuit
Internal
External
RTS
1
CTS
1
TxD1
(UART1)
(UART0)
CLK
polarity
reversing
circuit
CLK
polarity
reversing
circuit
CTS/RTS disabled
CTS/RTS separated
Clock output pin
select switch
CTS1 / RTS1
/ CTS0 / CLKS1
CTS/RTS disabled
CTS0 from UART1
CTS/RTS selected
CTS/RTS disabled
V
CC
CTS0 to UART0
CTS
0
CTS/RTS disabled
CTS/RTS separated
CTS/RTS disabled
CTS/RTS disabled
CTS/RTS
selected
CLK
polarity
reversing
circuit
Internal
External
Clock source selection
Transmit/
receive
unit
Transmit/
receive
unit
1/16
1/16
1-107
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial Communications
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.80. Block diagram of UART2 transmit/receive unit
Fig. 1.79. Block diagram of UARTi (i = 0,1) transmit/receive unit
SP SP
PAR
2SP
1SP
UART
UART (7 bits)
UART (8 bits)
UART (7 bits)
UART (9 bits)
Clock
synchronous
type
Clock synchronous
type
TxDi
UARTi transmit register
PAR
enabled
PAR
disabled
D8D7D6D5D4D3D2D1D0
SP: Stop bit
PAR: Parity bit
UARTi transmit
buffer register
MSB/LSB conversion circuit
UART (8 bits)
UART (9 bits)
Clock synchronous
type
UARTi receive
buffer register
UARTi receive register
2SP
1SP
PAR
enabled
PAR
disabled
UART
UART (7 bits)
UART (9 bits)
Clock
synchronous
type
Clock
synchronous type
UART (7 bits)
UART (8 bits)
RxDi
Clock
synchronous type
UART (8 bits)
UART (9 bits)
Address 03A6
16
Address 03A7
16
Address 03AE
16
Address 03AF
16
Address 03A2
16
Address 03A3
16
Address 03AA
16
Address 03AB
16
Data bus low-order bits
MSB/LSB conversion circuit
D7D6D5D4D3D2D1D0D8
0000000
SP SP
PAR
“0”
SP SP
PAR
2SP
1SP
UART
UART
(7 bits)
UART
(8 bits)
UART(7 bits)
UART
(9 bits)
Clock
synchronous
type
Clock
synchronous type
Data bus low-order bits
TxD2
UART2 transmit register
PAR
disabled
PAR
enabled
D
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0UART2 transmit
buffer register
UART
(8 bits)
UART
(9 bits)
Clock
synchronous type
UART2 receive
buffer register
UART2 receive register
2SP
1SP
UART
(7 bits)
UART
(8 bits) UART(7 bits)
UART
(9 bits)
Clock
synchronous type
Clock
synchronous type
RxD2
UART
(8 bits)
UART
(9 bits)
Address 037E
16
Address 037F
16
Address 037A
16
Address 037B
16
Data bus high-order bits
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
8
0000000
SP SP
PAR
“0”
Reverse
No reverse
Error signal
output circuit
RxD data
reverse circuit
Error signal output
enable
Error signal output
disable
Reverse
No reverse
Logic reverse circuit + MSB/LSB conversion circuit
Logic reverse circuit + MSB/LSB conversion circuit
PAR
enabled
PAR
disabled
UART
Clock
synchronous
type
TxD data
reverse circuit
SP: Stop bit
PAR: Parity bit
PAR: Parity bit
1-108
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial Communications
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.81. Serial I/O related register (1)
b7
UARTi bit rate generator
b0 Symbol Address When reset
U0BRG 03A116 Indeterminate
U1BRG 03A916 Indeterminate
U2BRG 037916 Indeterminate
Function
Assuming that set value = n, BRGi divides the count source by
n + 1 0016 to FF16
Values that can be set WR
b7 b0
(b15) (b8) b7 b0
UARTi transmit buffer register
Function
Transmit data
Nothing is assigned.
In an attempt to write to these bits, write “0”. The value, if read, turn out to be indeterminate.
Symbol Address When reset
U0TB 03A316, 03A216 Indeterminate
U1TB 03AB16, 03AA16 Indeterminate
U2TB 037B16, 037A16 Indeterminate
WR
(b15) Symbol Address When reset
U0RB 03A716, 03A616 Indeterminate
U1RB 03AF16, 03AE16 Indeterminate
U2RB 037F16, 037E16 Indeterminate
b7 b0
(b8) b7 b0
UARTi receive buffer register
Function
(During UART mode)
Function
(During clock synchronous
serial I/O mode)
Bit name
Bit
symbol
Note 1: Bits 15 through 12 are set to “0” when the serial I/O mode select bit (bits 2 to 0 at addresses 03A0 16
03A816 and 037816) are set to “0002” or the receive enable bit is set to “0”.
(Bit 15 is set to “0” when bits 14 to 12 all are set to “0”.) Bits 14 and 13 are also set to “0” when the
lower byte of the UARTi receive buffer register (addresses 03A6 16, 03AE16 and 037E16) is read out.
Note 2: Arbitration lost detecting flag is allocated to U2RB and only “0” may be wr itten. Nothing is
assigned in bit 11 of U0RB and U1RB. These bits can neither be set or reset. When read, the value
of this bit is “0”.
Receive data
WR
Receive data
0 : No framing error
1 : Framing error found
0 : No parity error
1 : Parity error found
0 : No error
1 : Error found
Invalid
Invalid
Invalid
OER
FER
PER
SUM
Overrun error flag (Note 1)
Framing error flag (Note 1)
Parity error flag (Note 1)
Error sum flag (Note 1)
0 : No overrun error
1 : Overrun error found
0 : No overrun error
1 : Overrun error found
ABT Arbitration lost detecting
flag (Note 2) 0 : Not detected
1 : Detected
O
Nothing is assigned.
Invalid
O O
Invalid
Note 3: Mode fault flag is allocated to U2RB only. Nothing is assigned in bit 10 of U0RB and U1RB.
The bit is read only. After MDFLT is set, it can be reset only by exiting SPI mdoe.
MDFLT SPI Mode fault flag
(Note 3) 0 : Not detected
1 : Detected
Write "0" when writing to this bit. If read, the value is "0".
1-109
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial Communications
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.82. Serial I/O related registers (2)
UARTi transmit/receive mode register
Symbol Address When reset
UiMR(i=0,1) 03A016, 03A816 0016
b7 b6 b5 b4 b3 b2 b1 b0
Bit name
Bit
symbol WR
Must be fixed to 001
0 0 0 : Serial I/O invalid
0 1 0 : Inhibited
0 1 1 : Inhibited
1 1 1 : Inhibited
b2 b1 b0
CKDIR
SMD1
SMD0 Serial I/O mode select bit
SMD2
Internal/external clock
select bit
STPS
PRY
PRYE
SLEP
Parity enable bit
0 : Internal clock
1 : External clock
Stop bit length select bit
Odd/even parity select bit
Sleep select bit
0 : One stop bit
1 : Two stop bits
0 : Parity disabled
1 : Parity enabled
0 : Sleep mode deselected
1 : Sleep mode selected
1 0 0 : Transfer data 7 bits long
1 0 1 : Transfer data 8 bits long
1 1 0 : Transfer data 9 bits long
0 0 0 : Serial I/O invalid
0 1 0 : Inhibited
0 1 1 : Inhibited
1 1 1 : Inhibited
b2 b1 b0
0 : Internal clock
1 : External clock
Invalid
Valid when bit 6 = “1”
0 : Odd parity
1 : Even par ity
Invalid
Invalid
Must always be “0”
Function
(During UART mode)
Function
(During clock synchronous
serial I/O mode)
UART2 transmit/receive mode register
Symbol Address When reset
U2MR 037816 0016
b7 b6 b5 b4 b3 b2 b1 b0
Bit name
Bit
symbol WR
Must be fixed to 001
0 0 0 : Serial I/O invalid
0 0 1 : SPI mode (Note)
0 1 1 : Inhibited
1 1 1 : Inhibited
b2 b1 b0
CKDIR
SMD1
SMD0 Serial I/O mode select bit
SMD2
Internal/external clock
select bit
STPS
PRY
PRYE
IOPOL
Parity enable bit
0 : Internal clock
1 : External clock
Stop bit length select bit
Odd/even parity select bit
TxD, RxD I/O polarity
reverse bit
0 : One stop bit
1 : Two stop bits
0 : Parity disabled
1 : Parity enabled
0 : No reverse
1 : Reverse
Usually set to “0”
1 0 0 : Transfer data 7 bits long
1 0 1 : Transfer data 8 bits long
1 1 0 : Transfer data 9 bits long
0 0 0 : Serial I/O invalid
0 1 0 : Inhibited
0 1 1 : Inhibited
1 1 1 : Inhibited
b2 b1 b0
Invalid
Valid when bit 6 = “1”
0 : Odd parity
1 : Even par ity
Invalid
Invalid
0 : No reverse
1 : Reverse
Usually set to “0”
Function
(During UART mode)
Function
(During clock synchronous
serial I/O mode)
Note: Bit 2 to bit 0 are set to “0102” when I2C or SPI mode are used.
Must always be “0”
0 1 0 : I2C mode (Note)
1-110
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial Communications
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.83. Serial I/O-related registers (3)
UARTi transmit/receive control register 0
Symbol Address When reset
UiC0(i=0,1) 03A4
16
, 03AC
16
08
16
b7 b6 b5 b4 b3 b2 b1 b0
Function
(During UAR T mode) WR
Function
(During clock synchronous
serial I/O mode)
TXEPT
CLK1
CLK0
CRS
CRD
NCH
CKPOL
BRG count source
select bit
Transmit register empty
flag
0 : Transmit data is output at
falling edge of transfer clock
and receive data is input at
rising edge
1 : Transmit data is output at
rising edge of transfer clock
and receive data is input at
falling edge
CLK polarity select bit
CTS/RTS function
select bit
CTS/RTS disable bit
Data output select bit
0 0 : f
1
is selected
0 1 : f
8
is selected
1 0 : f
32
is selected
1 1 : Inhibited
b1 b0
0 : LSB first
1 : MSB first
0 : Data present in transmit
register (during transmission)
1 : No data present in transmit
register (transmission
completed)
0 : CTS/RTS function enabled
1 : CTS/RTS function disabled
(P6
0
and P6
4
function as
programmable I/O port)
0 : TXDi pin is CMOS output
1 : TXDi pin is N-channel
open-drain output
UFORM Transfer format select bit
0 0 : f
1
is selected
0 1 : f
8
is selected
1 0 : f
32
is selected
1 1 : Inhibited
b1 b0
Valid when bit 4 = “0”
0 : CTS function is selected (Note 1)
1 : RTS function is selected (Note 2)
Valid when bit 4 = “0”
0 : CTS function is selected (Note 1)
1 : RTS function is selected (Note 2)
0 : Data present in transmit register
(during transmission)
1 : No data present in transmit
register (transmission completed)
0: TXDi pin is CMOS output
1: TXDi pin is N-channel
open-drain output
Must always be “0”
Bit name
Bit
symbol
Must always be “0”
Note 1: Set the corresponding port direction register to “0”.
Note 2: The settings of the corresponding port register and port direction register are invalid.
0 : CTS/RTS function enabled
1 : CTS/RTS function disabled
(P6
0
and P6
4
function as
programmable I/O port)
UART2 transmit/receive control register 0
Symbol Address When reset
U2C0 037C
16
08
16
b7 b6 b5 b4 b3 b2 b1 b0
Function
(During UAR T mode) WR
Function
(During clock synchronous
serial I/O mode)
TXEPT
CLK1
CLK0
CRS
CRD
CKPOL
BRG count source
select bit
Transmit register empty
flag
0 : Transmit data is output at
falling edge of transfer clock
and receive data is input at
rising edge
For SPI, clock is high
between transfers
1 : Transmit data is output at
rising edge of transfer clock
and receive data is input at
falling edge
For SPI, clock is low
between transfers
CLK polarity select bit
CTS/RTS function
select bit
CTS/RTS disable bit
0 0 : f
1
is selected
0 1 : f
8
is selected
1 0 : f
32
is selected
1 1 : Inhibited
b1 b0
0 : Data present in transmit
register (during transmission)
1 : No data present in transmit
register (transmission
completed)
0 : CTS/RTS function enabled
1 : CTS/RTS function disabled
(P7
3
functions
programmable I/O port)
0 0 : f
1
is selected
0 1 : f
8
is selected
1 0 : f
32
is selected
1 1 : Inhibited
b1 b0
Valid when bit 4 = “0”
0 : CTS function is selected (Note 1)
1 : RTS function is selected (Note 2)
Valid when bit 4 = “0”
0 : CTS function is selected (Note 1)
1 : RTS function is selected (Note 2)
0 : Data present in transmit register
(during transmission)
1 : No data present in transmit
register (transmission completed)
Must always be “0”
Bit name
Bit
symbol
Note 1: Set the corresponding port direction register to “0”.
Note 2: The settings of the corresponding port register and port direction register are invalid.
0 : CTS/RTS function enabled
1 : CTS/RTS function disabled
(P7
3
functions programmable
I/O port)
Nothing is assigned.
Write "0" when writing to this bit. If read, the value is "0".
0 : LSB first
1 : MSB first
UFORM Transfer format select bit
(Note 3)
0 : LSB first
1 : MSB first
Note 3: Only clock synchronous serial I/O mode and 8 bit UART mode are valid.
1-111
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial Communications
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.84. Serial I/O-related registers (4)
UARTi transmit/receive control register 1
Symbol Address When reset
UiC1(i=0,1) 03A5
16
,
03AD
16
02
16
b7 b6 b5 b4 b3 b2 b1 b0
Bit name
Bit
symbol WR
Function
(During UART mode)
Function
(During clock synchronous
serial I/O mode)
TE
TI
RE
RI
Transmit enable bit
Receive enable bit
Receive complete flag
Transmit buffer
empty flag
0 : Transmission disabled
1 : Transmission enabled
0 : Data present in
transmit buffer register
1 : No data present in
transmit buffer register
0 : Reception disabled
1 : Reception enabled
0 : Transmission disabled
1 : Transmission enabled
0 : Data present in
transmit buffer register
1 : No data present in
transmit buffer register
0 : Reception disabled
1 : Reception enabled
0 : No data present in
receive buffer register
1 : Data present in
receive buffer register
0 : No data present in
receive buffer register
1 : Data present in
receive buffer register
UART2 transmit/receive control register 1
Symbol Address When reset
U2C1 037D
16
02
16
b7 b6 b5 b4 b3 b2 b1 b0
Bit name
Bit
symbol WR
Function
(During UART mode)
Function
(During clock synchronous
serial I/O mode)
TE
TI
RE
RI
Transmit enable bit
Receive enable bit
Receive complete flag
Transmit buffer
empty flag
0 : Transmission disabled
1 : Transmission enabled
0 : Data present in
transmit buffer register
1 : No data present in
transmit buffer register
0 : Reception disabled
1 : Reception enabled
0 : Transmission disabled
1 : Transmission enabled
0 : Data present in
transmit buffer register
1 : No data present in
transmit buffer register
0 : Reception disabled
1 : Reception enabled
0 : No data present in
receive buffer register
1 : Data present in
receive buffer register
0 : No data present in
receive buffer register
1 : Data present in
receive buffer register
U2IRS UART2 transmit interrupt
cause select bit 0 : Transmit buffer empty
(TI = 1)
1 : Transmit is completed
(TXEPT = 1)
0 : Transmit buffer empty
(TI = 1)
1 : Transmit is completed
(TXEPT = 1)
U2RRM UART2 continuous
receive mode enable bit 0 : Continuous receive
mode disabled
1 : Continuous receive
mode enabled
Invalid
Data logic select bit 0 : No reverse
1 : Reverse 0 : No reverse
1 : Reverse
U2LCH
U2ERE Error signal output
enable bit Must be fixed to “0”0 : Output disabled
1 : Output enabled
Nothing is assigned. Write "0" when writing to these bits.
If read, the value is "0".
1-112
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial Communications
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.85. Serial I/O-related registers (5)
Note: When using multiple pins to output the transfer clock, the following requirements must be met:
• UART1 internal/external clock select bit (bit 3 at address 03A8
16
) = “0”.
UART transmit/receive control register 2
Symbol Address When reset
UCON 03B0
16
X0000000
2
b7 b6 b5 b4 b3 b2 b1 b0
Bit name
Bit
symbol WR
Function
(During UAR T mode)
Function
(During clock synchronous
serial I/O mode)
CLKMD0
CLKMD1
RCSP
UART0 transmit
interrupt cause select bit
UART0 continuous
receive mode enable bit 0 : Continuous receive
mode disabled
1 : Continuous receive
mode enable
UART1 continuous
receive mode enable bit
CLK/CLKS select bit 0
UART1 transmit
interrupt cause select bit
0 :
Transmit buffer empty (Tl = 1)
1 : Transmission completed
(TXEPT = 1)
0 :
Transmit buffer empty (Tl = 1)
1 : Transmission completed
(TXEPT = 1)
0 : Normal mode
(CLK output is CLK1 only)
1 : Transfer clock output
from multiple pins
function selected
0 : Continuous receive
mode disabled
1 : Continuous receive
mode enabled
0 : Transmit buffer empty (Tl = 1)
1 : Transmission completed
(TXEPT = 1)
0 : Transmit buffer empty (Tl = 1)
1 : Transmission completed
(TXEPT = 1)
Must always be “0”
U0IRS
U1IRS
U0RRM
U1RRM
0 : CTS/RTS shared pin
1 : CTS/RTS separated
0 : CTS/RTS shared pin
1 : CTS/RTS separated
Separate CTS/RTS bit
Invalid
Invalid
Invalid
CLK/CLKS select
bit 1 (Note)
Valid when bit 5 = “1”
0 : Clock output to CLK1
1 : Clock output to CLKS1
UART2 special mode register
Symbol Address When reset
U2SMR 0377
16
00
16
b7 b6 b5 b4 b3 b2 b1 b0
Bit name
Bit
symbol WR
Function
(During UAR T mode)
Function
(During clock synchronous
serial I/O mode)
ABSCS
ACSE
SSS
I2C mode selection bit
Bus busy flag 0 : STOP condition detected
1 : START condition detected
SCLL sync output
enable bit
Bus collision detect
sampling
clock select bit
Arbitration lost detecting
flag control bit
0 : Normal mode
1 : I C mode
0 : Update per bit
1 : Update per byte
IICM
ABC
BBS
LSYN
0 : Ordinary
1 : Falling edge of RxD2
0 : Disabled
1 : Enabled
Transmit start condition
select bit
Must always be “0”
0 : Rising edge of transfer
clock
1 : Underflow signal of timer A0
Auto clear function
select bit of transmit
enable bit
0 : No auto clear function
1 : Auto clear at occurrence of
bus collision
Must always be “0”
Must always be “0”
Must always be “0”
Must always be “0”
Must always be “0”
Must always be “0”
Note 1: Nothing but "0" may be written.
Note 2: When not in I
2
C mode, do not set this bit by writing a "1". during normal mode, fix it to "0". When this
(Note 1)
SDDS SDA digital delay select
bit (Note 2, 3)
0 : Analog delay output is
selected
1 : Digital delay output is
selected (Must always
be "0" when not using
I
2
C mode)
Must always be "0"
bit - "0" , UART2 special mode register 3 (U2SMR3 at address 037516) bits 7 to 5 (DL2 to DL0 = SDA
digital delay setup bits) are initialized to "000", with the analog delay circuit selected. Also, when SDDS
= "0", do not read or write to U2SMR3 register.
Note 3: When analog delay is selected, only the analog delay value is effective; when digital delay is selected
only the digital delay value is effective.
2
Nothing is assigned.
Write "0" when writing to this bit. If read, the value is indeterminate.
1-113
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial Communications
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.86. Serial I/O-related registers (6)
Symbol Address When reset
U2SMR3 037516 0016
UART2 Special mode register 3 (I
2
C and SPI bus exclusive use register)
DL0
DL1
DL2
0 : Normal mode
1 : SPI mode
Bit name
Bit symbol
b7 b6 b5 b4 b3 b2 b1 b0
SPIM
CPHA
SPI mode select bit
0 0 0 : Analog delay is selected
0 0 1 : 2 cycle of 1/f(XIN)
0 1 0 : 3 cycle of 1/f(XIN)
0 1 1 : 4 cycle of 1/f(XIN)
1 0 0 : 5 cycle of 1/f(XIN)
1 0 1 : 6 cycle of 1/f(XIN)
1 1 0 : 7 cycle of 1/f(XIN)
1 1 1 : 8 cycle of 1/f(XIN)
b7 b6 b5
WR
SPI clock-phase
select bit
Function during clock
synchronous serial I/O mode Function during
U ART mode
0 : Data latched on
falling clock edge
1 : Data latched on
rising clock edge
Must always be "0'
Must always be "0'
Digital delay
is selected
SDA digital delay
set up bit (Notes
1, 2, 3, 4, 5)
Nothing is assigned. Write "0" when writing to these bits. If read, the value is
Indeterminate. However, when SDDS = "1", a "0" value is read.
_ _
UART2 special mode register 2
Symbol Address When reset
U2SMR2 0376 16 0016
b7 b6 b5 b4 b3 b2 b1 b0
Bit name
Bit
symbol WR
Function
STAC
SWC2
SDHI
I C mode selection bit 2
SCL wait output bit 0 : Disabled
1 : Enabled
SDA output stop bit
UART2 initialization bit
Clock-synchronous bit
Refer to Table 1.44
0 : Disabled
1 : Enabled
IICM2
CSC
SWC
ASL 0 : Disabled
1 : Enabled
SDA output disable bit
SCL wait output bit 2
0: Enabled
1: Disabled (high impedance)
0 : Disabled
1 : Enabled
0: UART2 clock
1: 0 output
2
SHTC Start/stop condition
control bit Set this bit to "1" in I2C mode
Note 1: This bit can be read or written to when UART2 special mode register U2SMR at address 037716 bit 7
(SDDS: SDA digital delay select bit) = "1". When the initial value of UART2 special mode register 3
(U2SMR3 is read after setting SDDS = "1", the value is "0016". When writing to U2SMR3 after setting
SDDS = "1", be sure to write 0s to bits 0 - 4. When SDDS = "0", This register cannot be written to;
when read, the value is indeterminate.
Note 2: These bits are initialized to "000" when SDDS = "0", with the analog delay circuit selected. After a reset
these bits are set to "000", with the analog delay circuit selected. However, because these bits can be read
only when SDDS = "1", the value read from these bits when SDDS = "0" is indeterminate.
Note 3: When analog delay is selected, only the analog delay value is effective; when digital delay is selected,
only the digital delay value is effective.
Note 4: The amount of delay varies with the load on SCL and SDA pins. Also, when using an external clock,
the amount of delay increases by about 100ns. Be sure to take this into account when using this device.
Note 5: Reset values for SPIM and CPHA are not affected by the state of SDDs. Their reset values are always "0".
(Note 1)
1-114
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Synchronous Serial I/O Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
ClockSynchronousSerial I/O mode
The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Tables 1.34
and 1.35 list the specifications of the clock synchronous serial I/O mode. Figure 1.87 shows the UARTi
transmit/receive mode register.
Table 1.34. Specifications of clock synchrounous serial I/O mode (1)
Note 1: n denotes the value 0016 to FF16 that is set to the UART bit rate generator.
Note 2: If an overrun error occurs, the UARTi receive buffer will have the next data written in.
Also, the UART receive interrupt requst bit is not set to 1 .
Item Specification
Transfer data format Transfer data length: 8 bits
Transfer clock When internal clock is selected (bit 3 at addresses 03A016, 03A816, 037816 = 0 ): fi/
2 (n+1) (Note 1) fi = f1, f8, f32
When external clock is selected (bit 3 at addresses 03A016, 03A816 037816 = 1 ):
Input from CLKi pin
Transmission/
reception control
CTS function/RTS function/CTS, RTS function chosen to be invalid
Transmission start
condition
To start transmission, the following requirements must be met:
-Transmit enable bit (bit 0 at addresses 03A516, 03AD16, 037D16) = 1
-Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) = 0
-When CTS function selected, CTS input level = L
If external clock is selected, the following requirements must also me be:
-CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16,) = 0 : CLKi
input level = H
-CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = 1 : CLKi
input level = L
Receiving start
condition
To start reception, the following requirement must be met:
-Receive enable bit (bit 2 at addresses 03A516, 03AD16, 037D16) = 1
-Transmit enable bit (bit 0 at addresses 03A516, 03AD16, 037D16) = 1
-Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) = 0
If external clock is selected, the following requirements must also be met:
-CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = 0 : CLKi
input level = H
-CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = 1 : CLKi
input level = L
Interrupt request
generation timing
When transmitting:
-Transmit interrupt cause select bit (bits 0, 1 at address 03B016, bit 4 at address
037D16) = 0 : Interrupts requested when data transferred from UARTi transfer buffer
register to UARTi transmit register is complete
-Transmit interrupt cause select bit (bit 0, 1 at address 03B016, bit 4 at address
037D16) = 1 : Interrupts requested when data transmission from UARTi transfer reg-
ister is complete
When receiving:
-Interrupts requested when data transferred from UARTi receive register to UARTi
receive buffer register is complete.
Error detection Overrun error (Note 2)
This error occurs when the next data are ready before contents of UARTi receive
buffer register are read out
1-115
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Synchronous Serial I/O Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.35. Specifications of clock synchronous serial I/O mode (2)
Fig. 1.87. UARTi transmit/receive mode register in clock synchronous serial I/O mode
Item Specification
Select function • CLK polarity selection
Whether transmit data is output/input at the rising edge or falling edge of the
transfer clock can be selected
• LSB first/MSB first selection
Whether transmission/reception begins with bit 0 or bit 7 can be selected
• Continuous receive mode selection
Reception is enabled simultaneously by a read from the receive buffer register
• Transfer clock output from multiple pins selection (UART1) (Note)
UART1 transfer clock can be chosen by software to be output from one of
the two pins set
•Switching serial data logic (UART2)
Whether to invert data in writing to the transmission buffer register or
reading the reception buffer register can be selected.
• TxD, RxD I/O polarity reverse (UART2)
This function is inverting TxD port output and RxD port input. All I/O data
level are inverted, including start and stop bits.
Note: The transfer clock output from multple pins and the separate CTS/RTS pins functions cannot be selected simultaneously.
• Separate CTS/RTS pins (UART0) (Note)
UART0 CTS and RTS pins each can be assigned to separate pins
Symbol Address When reset
UiMR(i=0,1) 03A0
16
, 03A8
16
00
16
CKDIR
UARTi transmit/receive mode registers
Internal/external clock
select bit
STPS
PRY
PRYE
SLEP
0 : Internal clock
1 : External clock (Note)
Bit name FunctionBit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
0 (Must always be “0” in clock synchronous serial I/O mode)
010
SMD0
SMD1
SMD2
Serial I/O mode select bit 0 0 1 : Clock synchronous serial
I/O mode
b2 b1 b0
0
Invalid in clock synchronous serial I/O mode
Symbol Address When reset
U2MR 0378
16
00
16
CKDIR
UART2 transmit/receive mode register
Internal/external clock
select bit
STPS
PRY
PRYE
IOPOL
0 : Internal clock
1 : External clock (Note 1)
Bit name FunctionBit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
010
SMD0
SMD1
SMD2
Serial I/O mode select bit 0 0 1 : Clock synchronous serial
I/O mode
b2 b1 b0
0
Invalid in clock synchronous serial I/O mode
TxD, RxD I/O polarity
reverse bit (Note) 0 : No reverse (Note 2)
1 : Reverse
Note: Set the corresponding port direction register to "0".
Note 1: Set the corresponding port direction register to "0".
Note 2: Usually set to "0".
1-116
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Synchronous Serial I/O Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.36 lists the functions of the input/output pins during clock synchronous serial I/O mode. This
table shows the pin functions when the transfer clock output from multiple pins and the separate CTS/
RTS pins functions are not selected. Note that for a period from when the UARTi operation mode is
selected to when transfer starts, the TxDi pin outputs a “H”. (If the N-channel open-drain is selected, this
pin is in floating state).
Fig. 1.88 shows a typical transmit/receive timings in clock synchronous serial I/O mode.
Pin name Function Method of selection
TxDi
(P63, P67, P70)Serial data output
Serial data input
Transfer clock output
Transfer clock input
Programmable I/O port
(Outputs dummy data when performing reception only)
RxDi
(P62, P66, P71)
CLKi
(P61, P65, P72)Internal/external clock select bit (bit 3 at address 03A0 16, 03A816, 037816) = “0”
Internal/external clock select bit (bit 3 at address 03A0 16, 03A816, 037816) = “1”
Port P61, P65 and P72 direction register (bits 1 and 5 at address 03EE 16,
bit 2 at address 03EF16) = “0”
Port P62, P66 and P71 direction register (bits 2 and 6 at address 03EE 16,
bit 1 at address 03EF16)= “0”
(Can be used as an input port when performing transmission only)
CTS/RTS disable bit (bit 4 at address 03A4 16, 03AC16, 037C16) =“0”
CTS/RTS function select bit (bit 2 at address 03A4 16, 03AC16, 037C16) = “0”
Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE 16,
bit 3 at address 03EF16) = “0”
CTS/RTS disable bit (bit 4 at address 03A4 16, 03AC16, 037C16) = “0”
CTS/RTS function select bit (bit 2 at address 03A4 16, 03AC16, 037C16) = “1”
CTS/RTS disable bit (bit 4 at address 03A4 16, 03AC16, 037C16) = “1”
CTS input
R TS output
CTSi/RTSi
(P60, P64, P73)
Table 1.36. Input/output pin functions
1-117
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Synchronous Serial I/O Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.88. Typical transmit/receive timings in clock synchronous serial I/O mode
Stopped pulsing because transfer enable bit = “0”
1 / f
EXT
Dummy data is set in UARTi transmit buffer register
Transmit enable
bit (TE)
Transmit buffer
empty flag (Tl)
CLKi
RxDi
Receive complete
flag (Rl)
RTSi
“H”
“L”
“0”
“1”
“0”
“1”
“0”
“1”
Receive enable
bit (RE)
“0”
“1”
Receive data is taken in
Transferred from UARTi transmit buffer register to UARTi transmit register
Read out from UARTi receive buffer register
The above timing applies to the following settings:
• External clock is selected.
• RTS function is selected.
• CLK polarity select bit = “0”.
f
EXT
: frequency of external clock
Transferred from UARTi receive register
to UARTi receive buffer register
Receive interrupt
request bit (IR)
“0”
“1”
D0D1D2D3D4D5D6D7D0D1D2D3D4D5
Shown in ( ) are bit symbols.
Meet the following conditions are met when the CLK
input before data reception = “H”
• Transmit enable bit “1”
• Receive enable bit “1”
• Dummy data write to UARTi transmit buffer register
Cleared to “0” when interrupt request is accepted, or cleared by software
D0D1D2D3D4D5D6D7D0D1D2D3D4D5D6D7D0D1D2D3D4D5D6D7
Tc
T
CLK
Data is set in UARTi transmit buffer register
Tc = TCLK = 2(n + 1) / fi
fi: frequency of BRGi count source (f
1
, f
8
, f
32
)
n: value set to BRGi
Transfer clock
Transmit enable
bit (TE)
Transmit buffer
empty flag (Tl)
CLKi
TxDi
Transmit
register empty
flag (TXEPT)
“H”
“L”
“0”
“1”
“0”
“1”
“0”
“1”
CTSi
The above timing applies to the following settings:
• Internal clock is selected.
• CTS function is selected.
• CLK polarity select bit = “0”.
• Transmit interrupt cause select bit = “0”.
Transmit interrupt
request bit (IR)
“0”
“1”
Stopped pulsing because CTS = “H”
Transferred from UARTi transmit buffer register to UARTi transmit register
Shown in ( ) are bit symbols. Cleared to “0” when interrupt request is accepted, or cleared by software
Example of transit timing (when internal clock is selected)
Example of receive timing (when external clock is selected)
1-118
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Synchronous Serial I/O Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(a) Polarity select function
As shown in Figure 1.89, the CLK polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) allows
selection of the polarity of the transfer clock.
(b) LSB first/MSB first select function
As shown in Figure 1.90, when the transfer format select bit (bit 7 at addresses 03A416, 03AC16,
037C16) = “0”, the transfer format is “LSB first”; when the bit = “1”, the transfer format is “MSB first”.
Fig. 1.90. Transfer format
Fig. 1.89. Polarity of transfer clock
• When CLK polarity select bit = “1”
Note 2: The CLK pin level when not
transferring data is “L”.
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
0
D
0
T
X
D
i
R
X
D
i
CLK
i
• When CLK polarity select bit = “0”
Note 1: The CLK pin level when not
transferring data is “H”.
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
0
T
X
D
i
R
X
D
i
CLK
i
LSB first
• When transfer format select bit = “0”
D0
D0
D1D2D3D4D5D6D7
D1D2D3D4D5D6D7
TXDi
RXDi
CLKi
• When transfer format select bit = “1”
D6D5D4D3D2D1D0
D7
D7D6D5D4D3D2D1D0
TXDi
RXDi
CLKi
MSB first
Note: This applies when the CLK polarity select bit = “0”.
1-119
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Synchronous Serial I/O Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(c) Transfer clock output from multiple pins function (UART1)
This function allows the setting two transfer clock output pins and choosing one of the two to output a clock
by using the CLK and CLKS select bit (bits 4 and 5 at address 03B016). (See Figure 1.91). The multiple
pins function is valid only when the internal clock is selected for UART1. Note that when this function is
selected, UART1 CTS/RTS function cannot be used.
Fig. 1.91. The transfer clock output from the multiple pins function usage
Microcomputer
TXD1 (P67)
CLKS1 (P64)
CLK1 (P65)IN
CLK
IN
CLK
Note: This applies when the internal clock is selected and transmission
1
is performed only in clock synchronous serial I/O mode.
D0 D1 D2 D3 D4 D5 D6 D7
D0 D1 D2 D3 D4 D5 D6 D7
Transfer clock
TxD
2
(no reverse)
TxD
2
(reverse)
“H”
“L”
“H”
“L”
“H”
“L”
•When LSB first
(d) Continuous receive mode
If the continuous receive mode enable bit (bits 2 and 3 at address 03B016, bit 5 at address 037D16) is set to
"1", the unit is placed in continuous receive mode. When the receive buffer register is read, the unit goes to a
receive enable state without having to reset dummy data to the transmit buffer.
(e) Separate CTS/RTS pins function (UART0)
Refer to the Clock Asynchronous Serial I/O Mode section for setting the I/O pin functions. This function is
invalid if the transfer clock output from the multiple pin function is selected.
(f) Serial data logic switch function (UART2)
When the data logic select bit (bit 6 at address 037D16) = "1", the data are reversed when writing to the
transmit buffer register or reading from the receive buffer register. Figure 1.92 shows an example of the
serial data logic switch timing function.
Fig. 1.92. Serial data logic switch timing
1-120
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Asynchronous Serial I/O Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Clock Asynchronous Serial I/O (UART) Mode
The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer
data format. Tables 1.37 and 1.38 list the specifications of the UART mode. Figure 1.93 shows the
UARTi transmit/receive mode register.
Table 1.37. Specifications of UART Mode (1)
Item Specification
Transfer data format • Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected
• Start bit: 1 bit
• Parity bit: Odd, even, or none as selected
• Stop bit: 1 bit or 2 bits as selected
Transfer clock • When internal c lock is s elected (bit 3at addres ses 03A0
16
,03A8
16
, 0378
16
=“0”):
fi/16(n+1) (Note 1) fi = f
1
, f
8
, f
32
• When external cloc k is s elected (bit 3 at addresses 03A0
16
, 03A8
16
=“1”):
f
EXT
/16(n+1) (Note 1) (Note 2)
• CTS function/RTS function/CTS, RTS function chosen to be invalid
• To start transmission, the following requirements must be met:
- Transmit enable bit (bit 0 at addresses 03A5
16
, 03AD
16
, 037D
16
) = “1”
- Transmit buffer empty flag (bit 1 at addresses 03A5
16
,03AD
16
,037D
16
)=“0”
- When CTS function selected, CTS input level = “L”
Receive start condition • To start reception, the following requirements must be met:
- Receive enable bit (bit 2 at addresses 03A5
16
, 03AD
16
, 037D
16
) = “1”
- Start bit detection
Interrupt request • When transmitting
generation timing - Transmit interrupt cause select bits (bits 0,1 at address 03B0
16
, bit4 at
address 037D
16
) = “0”: Interrupts requested when data transfer from UARTi
transfer buffer register to UARTi transmit register is completed
- Transmit interrupt cause select bits (bits 0, 1 at address 03B0
16
, bit4 at
address 037D
16
) = “1”: Interr upts requested when data transmission from
UARTi transfer register is completed
• When receiving
- Interrupts requested when data transfer from UARTi receive register to
UARTi receive buffer register is completed
Error detection • Overrun error (Note 3)
This error occurs when the next character is received bef ore contents of
UARTi receive buffer register are read out
• Framing error
This error occurs when the number of stop bits set is not detected
• Parity error
This error occurs when if parity is enabled, the number of 1’s in parity and
character bits does not match the number of 1’s set
• Error sum flag
This flag is set (= 1) when any of the overrun, framing, and parity errors is
encountered
Note 1: ‘n’ denotes the value 00
16
to FF
16
that is set to the UARTi bit rate generator.
Note 2: f
EXT
is input from the CLKi pin.
Note 3: If an overrun error occurs, the UARTi receive buffer will have the last or most recent data written to it.
Note also that UARTi receive interrupt requst bit is not set to "1"
Transmit/receive control
Transmit start condition
1-121
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Asynchronous Serial I/O Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.93. UARTi transmit/receive mode register in UART mode
Table 1.38. Specifications of UART Mode (2)
Item Specification
Select function • Separate CTS/RTS pins (UART0)
UART0 CTS and RTS functions each can be assigned to separate pins
• Sleep mode selection (UART0, UART1)
This mode is used to transfer data to and from one of multiple slave micro-
computers
•Serial data logic s witch (UART2)
This function inverts logic value of transferring data. Start bit, parity bit
and stop bit are not inverted.
•TXD, RXD I/O polarity switch
This function inverts T
XD port output and RXD port input. All I/O data
level is are inverted.
Symbol Address When reset
UiMR(i=0,1) 03A016, 03A816 0016
CKDIR
UARTi transmit / receive mode registers
Internal / e xternal clock
select bit
STPS
PRY
PRYE
SLEP
0 : Internal clock
1 : External clock (Note)
Bit name FunctionBit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
SMD0
SMD1
SMD2
Serial I/O mode select bit b2 b1 b0
0 : One stop bit
1 : Two stop bits
0 : Parity disabled
1 : Parity enabled
0 : Sleep mode deselected
1 : Sleep mode selected
1 0 0 : Transfer data 7 bits long
1 0 1 : Transfer data 8 bits long
1 1 0 : Transfer data 9 bits long
Valid when bit 6 = “1”
0 : Odd parity
1 : Even parity
Stop bit length select bit
Odd / even parity
select bit
Parity enable bit
Sleep select bit
Symbol Address When reset
U2MR 037816 0016
CKDIR
UART2 transmit / receive mode register
Internal / e xternal clock
select bit
STPS
PRY
PRYE
IOPOL
Must always be fixed to “0”
Bit name FunctionBit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
SMD0
SMD1
SMD2
Serial I/O mode select bit b2 b1 b0
0 : One stop bit
1 : Two stop bits
0 : Parity disabled
1 : Parity enabled
0 : No reverse
1 : Reverse
1 0 0 : Transfer data 7 bits long
1 0 1 : Transfer data 8 bits long
1 1 0 : Transfer data 9 bits long
Valid when bit 6 = “1”
0 : Odd parity
1 : Even parity
Stop bit length select bit
Odd / even parity
select bit
Parity enable bit
TxD, RxD I/O polarity
reverse bit (Note)
Note: Usually set to “0”.
Note: Set the corresponding port direction register to "0".
1-122
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Asynchronous Serial I/O Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.39lists the functions of the input/output pins during UART mode. This table shows the pin
functions when the separate CTS/RTS pins function is not selected. Note that for a period from when the
UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a “H”. (If the N-channel
open-drain is selected, this pin is in floating state).
Figures 1.94 and 1.95 show the typical transmit timings in UART mode (UART0, UART1, UART2).
Figure 1.96 shows the typical receive timing in UART mode.
Table 1.39. Input/output pin functions in UART mode
Pin name Function Method of selection
TxDi
(P63, P67, P70)Serial data output
Serial data input
Programmable I/O port
Transfer clock input
Programmable I/O port
RxDi
(P62, P66, P71)
CLKi
(P61, P65, P72)
Internal/external clock select bit (bit 3 at address 03A0 16, 03A816, 037816) = “0”
Internal/external clock select bit (bit 3 at address 03A0 16, 03A816) = “1”
Port P61, P65 direction register (bits 1 and 5 at address 03EE 16) = “0”
Port P62, P66 and P71 direction register (bits 2 and 6 at address 03EE 16,
bit 1 at address 03EF16)= “0”
(Can be used as an input port when performing transmission only)
CTS/RTS disable bit (bit 4 at address 03A4 16, 03AC16, 037C16) =“0”
CTS/RTS function select bit (bit 2 at address 03A4 16, 03AC16, 037C16) = “0”
Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE 16,
bit 3 at address 03EF16) = “0”
CTS/RTS disable bit (bit 4 at address 03A4 16, 03AC16, 037C16) = “0”
CTS/RTS function select bit (bit 2 at address 03A4 16, 03AC16, 037C16) = “1”
CTS/RTS disable bit (bit 4 at address 03A4 16, 03AC16, 037C16) = “1”
CTS input
RTS output
CTSi/RTSi
(P60, P64, P73)
(When separate CTS/RTS pins function is not selected)
1-123
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Asynchronous Serial I/O Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.94. Typical transmit timings in UART mode (UART0, UART1)
Transmit enable
bit(TE)
Transmit buffer
empty flag(TI)
TxDi
Transmit register
empty flag (TXEPT)
“0”
“1”
“0”
“1”
“0”
“1”
The above timing applies to the following settings :
• Parity is disabled.
• Two stop bits.
• CTS function is disabled.
Transfer clock
Tc
Tc = 16 (n + 1) / fi or 16 (n + 1) / f
EXT
fi : frequency of BRGi count source (f1, f8, f32)
f
EXT : frequency of BRGi count source (external clock)
n : value set to BRGi
Transmit interrupt
request bit (IR) “0”
“1”
Shown in ( ) are bit symbols.
Start
bit
Data is set in UARTi transmit buffer register
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
ST SP
D
8
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
ST D
8
D
0
D
1
ST
SPSP
Transferred from UARTi transmit buffer register to UARTi transmit register
Stop
bit Stop
bit
SP
Cleared to “0” when interrupt request is accepted, or cleared by software
Transmit enable
bit(TE)
Transmit buffer
empty flag(TI)
Transmit register
empty flag (TXEPT)
Start
bit Parity
bit
TxDi
CTSi
The above timing applies to the following settings :
• Parity is enabled.
• One stop bit.
• CTS function is selected.
• Transmit interrupt cause select bit = “1”.
“1”
“0”
“1”
“L”
“H”
“0”
“1”
Tc = 16 (n + 1) / fi or 16 (n + 1) / f
EXT
fi : frequency of BRGi count source (f1, f8, f32)
f
EXT : frequency of BRGi count source (external clock)
n : value set to BRGi
Transmit interrupt
request bit (IR) “0”
“1”
Cleared to “0” when interrupt request is accepted, or cleared by software
Shown in ( ) are bit symbols.
Tc
Transfer clock
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
ST P D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
SP ST PSP D
0
D
1
ST
Stopped pulsing because transmit enable bit = “0”
Stop
bit
Transferred from UARTi transmit buffer register to UARTi transmit register
The transfer clock stops momentarily as CTS is “H” when the stop bit is checked.
The transfer clock starts as the transfer starts immediately CTS changes to “L”.
Data is set in UARTi transmit buffer register.
“0”
Example of transmit timing when transfer data is 8 bits long (parity enabled, one-stop bit)
Example of transmit timing when tranfer data is 9 bits long (parity disabled, two-stop bits)
• Transmit interrupt cause select bit = "0".
1-124
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Asynchronous Serial I/O Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.95. Typical transmit timings in UART mode (UART2)
D0D1D2D3D4D5D6D7ST P
Start
bit Parity
bit
Cleared to “0” when interrupt request is accepted, or cleared by software
D0D1D2D3D4D5D6D7ST P
Tc
SP
Stop
bit
Data is set in UART2 transmit buffer register
Transferred from UART2 transmit buffer register to UARTi transmit register
SP
Transmit enable
bit(TE)
Transmit buffer
empty flag(TI)
Transmit register
empty flag (TXEPT)
“0”
“1”
“0”
“1”
“0”
“1”
Transmit interrupt
request bit (IR)
“0”
“1”
Transfer clock
TxD2
The above timing applies to the following settings :
• Parity is enabled.
• One stop bit.
• Transmit interrupt cause select bit = “1”.
Tc = 16 (n + 1) / fi
fi : frequency of BRG2 count source (f
1
, f
8
, f
32
)
n : value set to BRG2
Shown in ( ) are bit symbols.
Note
Note: The transmit is started with overflow timing of BRG after having wr itten in a value at the transmit buffer in the above timing.
Example of transmit timing when tranfer data is 8 bits long (parity enabled, one-stop bit)
D
0
Start bit
Sampled “L”
Receive data taken in
BRGi count
source
Receive enable bit
RxDi
Transfer clock
Receive
complete flag
RTSi
Stop bit
“1”
“0”
“0”
“1”
“H”
“L”
The above timing applies to the following settings :
•Parity is disabled.
•One stop bit.
•RTS function is selected.
Receive interrupt
request bit “0”
“1”
Transferred from UARTi receive register to
UARTi receive buffer register
Reception triggered when transfer clock
is generated by falling edge of start bit
D
7
D
1
Cleared to “0” when interrupt request is accepted, or cleared by software
Example of receive timing when tranfer data is 8 bits long (parity disabled, one-stop bit)
.......
.......
.......
Fig. 1.96. Typical receive timing in UART mode
1-125
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Asynchronous Serial I/O Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(b) Sleep mode (UART0, UART1)
This mode is used to transfer data between specific microcomputers among multiple microcomputers
connected using UARTi. The sleep mode is selected when the sleep select bit (bit 7 at addresses 03A016,
03A816) is set to “1” during reception. In this mode, the unit performs receive operation when the MSB of the
received data = “1” and does not perform receive operation when the MSB = “0”.
(c) Function for switching serial data logic (UART2)
When the data logic select bit (bit 6 of address 037D16) is assigned 1, data is inverted in writing to the
transmission buffer register or reading the reception buffer register. Figure 1.98 shows the example of timing
for switching serial data logic.
Fig. 1.97. The separate CTS/RTS pins function usage
Fig. 1.98. Timing for switching serial data logic
Microcomputer
T
X
D
0
(P6
3
)
R
X
D
0
(P6
2
)
IN
OUT
CTS
RTS
CTS0 (P6
4
)
RTS0 (P6
0
)
IC
Note : The user cannot use CTS and RTS at the same time.
ST : Start bit
P : Even parity
SP : Stop bit
D0 D1 D2 D3 D4 D5 D6 D7 P SPST
SPST D3 D4 D5 D6 D7 PD0 D1 D2
Transfer clock
TxD
2
(no reverse)
TxD
2
(reverse)
“H”
“L”
“H”
“L”
“H”
“L”
Example of timing for switching serial data logic when LSB is first (parity enabled, one-stop bit)
(a) Separate CTS/RTS pins function (UART0)
Setting the CTS/RTS separate bit (bit 6 of address 03B016) to "1" inputs/outputs the CTS signal and RTS
signal from different pins. Choose which to use, CTS or RTS, by use of the CTS/RTS function select bit (bit 2
of address 03A416). (See Fig. 1.97). This function is effective in UART0 only. With this function chosen, the
user cannot use the CTS/RTS function. Set "0" both to the CTS/RTS function select bit (bit 2 of address
03AC16) and to the CTS/RTS disable bit (bit 4 of address 03AC16).
1-126
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Asynchronous Serial I/O Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(d) TxD, RxD I/O polarity reverse function (UART2)
This function is to reverse TXD pin output and RXD pin input. The level of any data to be input or output
(including the start bit, stop bit(s), and parity bit) is reversed. Set this function to “0” (not to reverse) for
NORMAL use.
(e) Bus collision detection function (UART2)
This function is to sample the output level of the TXD pin and the input level of the RXD pin at the rising edge
of the transfer clock; if their values are different, then an interrupt request occurs. Figure 1.99 shows the
example of detection timing of a bus collision (in UART mode).
Fig. 1.99. Detection timing of a bus collision (in UART mode)
ST : Start bit
SP : Stop bit
ST
ST
SP
SP
Transfer clock
TxD2
RxD2
Bus collision detection
interrupt request signal
“H”
“L”
“H”
“L”
“H”
“L”
“1”
“0”
Bus collision detection
interrupt request bit
“1”
“0”
1-127
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Asynchronous Serial I/O Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Clock-asynchronous serial I/O mode (compliant with the SIM interface)
The SIM interface is used for connecting the microcomputer with a memory card or the like; adding some
extra settings in UART2 clock-asynchronous serial I/O mode allows the user to effect this function. Table
1.40 shows the specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface).
Figure 1.100 shows a typical transmit/receive timing in UART mode (compliant with the SIM interface).
Item Specification
Transfer data format • Transfer data 8-bit UART mode (bit 2 through bit 0of address 0378
16
=“101
2
”)
• One stop bit (bit 4 of address 0378
16
= “0”)
• With the direct format chosen
Set parity to “even” (bit 5 and bit 6 of address 0378
16
=“1”and “1”respectively)
Set data logic to “direct” (bit 6 of address 037D
16
= “0”).
Set transfer format to LSB (bit 7 of address 037C
16
= “0”).
• With the inverse format chosen
Set parity to “odd”(bit 5 andbit 6 of address 0378
16
=“0”and “1”respectively)
Set data logic to “inverse” (bit 6 of address 037D
16
= “1”)
Set transfer format to MSB (bit 7 of address 037C
16
= “1”)
Transfer clock • Withtheinternal clock chosen(bit 3of address 0378
16
=“0”): fi/16(n+1)(Note1):fi=f
1
,f
8
,f
32
(Do not use external clock)
Transmit/receive control • Disable the CTS and RTS function (bit 4 of address 037C
16
= “1”)
Other settings • The sleep mode select function is not available for UART2
• Set transmissioninterruptfac tor to “transmissioncompleted”(bit 4 of address 037D
16
=“1”)
Transmit start condition • To start transmission, the following requirements must be met:
- Transmit enable bit (bit 0 of address 037D
16
) = “1”
- Transmit buffer empty flag (bit 1 of address 037D
16
) = “0”
Receive start condition • To start reception, the following requirements must be met:
- Reception enable bit (bit 2 of address 037D
16
) = “1”
- Detection of a start bit
• When transmitting
When data transmission from the UART2 transfer register is completed
(bit 4 of address 037D
16
= “1”)
• When receiving
When data transfer from the UART2 receive register to the UART2 receive
buffer register is completed
Error detection • Ove rrun error (see th e specifications of clock-a synchronous serial I/O) (Note 2 )
• Framing error (see the specifications of clock-asynchronous serial I/O)
• Parity error (see the specifications of clock-asynchronous serial I/O)
- On the reception side,an “L”levelisoutputfromtheT
X
D
2
pinbyuseoftheparityerror
signal outputfunction(bit7 of address037D
16
=“1”) whena parityerror isdetected
- On the transmission side, a parity error is detected by the level of input to
the R
X
D
2
pin when a transmission interrupt occurs
• The error sum flag (see the specifications of clock-asynchronous serial I/O)
Interrupt request
generation timing
Note 1: ‘n’ denotes the value 00
16
to FF
16
that is set to the UARTi bit rate generator.
Note 2: If an overrun error occurs, the UART2 receive buffer will have the last or most recent data written.
Note also
the UARTi receive interrupt request bit is not set to "1".
Table 1.40. Specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface)
1-128
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Asynchronous Serial I/O Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.100. Typical transmit/receive timing in UART mode (compliant with the SIM interface)
Transmit enable
bit(TE)
Transmit buffer
empty flag(TI)
Transmit register
empty flag (TXEPT)
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
ST P
Start
bit Parity
bit
The above timing applies to the following settings :
• Parity is enabled.
• One stop bit.
• Transmit interrupt cause select bit = “1”.
“0”
“1”
“0”
“1”
“0”
“1”
Tc = 16 (n + 1) / fi
fi : frequency of BRG2 count source (f
1
, f
8
, f
32
)
n : value set to BRG2
Transmit interrupt
request bit (IR)
“0”
“1”
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
ST P
Shown in ( ) are bit symbols.
Tc
Transfer clock
SP
Stop
bit
Data is set in UART2 transmit buffer register
SP
A “L” level returns from TxD
2
due to
the occurrence of a parity error.
The level is detected by the
interrupt routine.
The level is
detected by the
interrupt routine.
Receive enable
bit (RE)
Receive complete
flag (RI)
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
ST P
Start
bit Parity
bit
RxD
2
The above timing applies to the following settings :
• Parity is enabled.
• One stop bit.
• Transmit interrupt cause select bit = “0”.
“0”
“1”
“0”
“1”
Tc = 16 (n + 1) / fi
fi : frequency of BRG2 count source (f
1
, f
8
, f
32
)
n : value set to BRG2
Receive interrupt
request bit (IR)
“0”
“1”
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
ST PSP
Shown in ( ) are bit symbols.
Tc
Transfer clock
SP
Stop
bit
A “L” level returns from TxD
2
due to
the occurrence of a parity error.
TxD
2
Read to receive buffer Read to receive buffer
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
ST P
Signal conductor level
(Note 1)
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
ST PSP
SP
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
ST PD
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
ST PSP
SP
TxD
2
RxD
2
Signal conductor level
(Note 1)
Note: Equal in waveform because TxD2 and RxD2 are connected.
Transferred from UART2 transmit buffer register to UART2 transmit register
Cleared to “0” when interrupt request is accepted, or cleared by software
Cleared to “0” when interrupt request is accepted, or cleared by software
Note: The transmit is started with overflow timing of BRG after having written in a value at the transmit buffer in the above timing.
Note
1-129
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Clock Asynchronous Serial I/O Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(b) Direct format/inverse format
Connecting the SIM card allows you to switch between direct format and inverse format. If you choose the
direct format, D0 data is output from TxD2. If you choose the inverse format, D7 data is inverted and output
from TxD2. Figure 1.102 shows the SIM interface format. Figure 1.103 shows the example of connecting the
SIM interface. Connect TXD2 and RXD2 and apply pull-up.
Fig. 1.101. Output timing of the parity error signal
Fig. 1.102. SIM interface format
Fig. 1.103. Connecting the SIM interface
(a) Function for outputting a parity error signal
With the error signal output enable bit (bit 7 of address 037D16) assigned “1”, you can output an “L” level
from the TxD2 pin when a parity error is detected. In step with this function, the generation timing of a trans-
mission completion interrupt changes to the detection timing of a parity error signal. Figure 1.101 shows the
output timing of the parity error signal.
ST : Start bit
P : Even Parity
D0 D1 D2 D3 D4 D5 D6 D7 P SPST
Hi-Z
Transfer
clock
RxD
2
TxD
2
Receive
complete flag
“H”
“L”
“H”
“L”
“H”
“L”
“1”
• LSB first
“0”
SP: Stop bit
P : Even parity
ST: Start bit
SP: Stop bit
D0 D1 D2 D3 D4 D5 D6 D7 P
Transfer
clock
TxD
2
(direct)
TxD
2
(inverse) D7 D6 D5 D4 D3 D2 D1 D0 P
ST
ST
SP
SP
Microcomputer SIM card
TxD
2
RxD
2
1-130
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
UART2 in I2C Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
UART2 in I2C Mode
The UART2 special mode register (address 037716) is used to control UART2 in various ways.
Figure 1.104 shows the UART2 special mode register. Setting the I2C mode select bit (bit 1 of
U2SMR) to "1" selects I2C mode.
Table 1.41 shows the relation between the I2C mode select bit and respective control workings.
Since this function uses clock-synchronous serial I/O mode, set this bit to “0” in UART mode.
Table 1.41. Features in I2C mode
Function Normal mode I
2
C mode (Note 1)
Source for interrupt number 15 (Note 2) UART2 transmission No acknowledgment detection (NACK)
Source for interrupt number 16 (Note 2) UART2 reception
Start condition detection or stop
condition detection
UART2 transmission output delay Not delayed Delayed
P7
0
at the time when UART2 is in use TxD
2
(output) SDA (input/output) (Note 3)
P7
1
at the time when UART2 is in use RxD
2
(input) SCL (input/output)
P7
2
at the time when UART2 is in use CLK
2
P7
2
DMA1 factor at the time when 1 1 0 1 is assigned
to the DMA request factor selection bits UART2 reception Acknowledgment detection (ACK)
Noise filter width 15ns 50ns
Reading P7
1
Reading the terminal when 0 is
assigned to the direction register Reading the terminal regardless of the
value of the direction register
1
2
3
4
5
6
7
8
9
Note 1: Make the settings given below when I
2
C mode is in use.
Set 0 1 0 in bits 2, 1, 0 of the UART2 transmission/reception mode register.
Disable the RTS/CTS function. Choose the MSB First function.
Note 2: Follow the steps given below to switch from a factor to another.
1. Disable the interrupt of the corresponding number.
2. Switch from one source to another.
3. Reset the interrupt request flag of the corresponding number.
4. Set an interrupt level of the corresponding number.
Note 3: Set an initial value of SDA transmission output when serial I/O is invalid.
Source for interrupt number 10 (Note 2) Bus collision detection
Acknowledgment detection (ACK)
10
Initial value of UART2 output H level (when 0 is assigned to
the CLK polarity select bit) The value set in latch P7
0
when the port is
selected
11
1-131
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
UART2 in I2C Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.104. UART2 special mode register
Symbol Address When reset
U2SMR3 0375
16
00
16
UART2 Special mode register 3 (I
2
C and SPI bus exclusive use register)
DL0
DL1
DL2
0 : Normal mode
1 : SPI mode
Bit name
Bit symbol
b7 b6 b5 b4 b3 b2 b1 b0
SPIM
CPHA
SPI mode select bit
0 0 0 : Analog delay is selected
0 0 1 : 2 cycle of 1/f(X
IN
)
0 1 0 : 3 cycle of 1/f(X
IN
)
0 1 1 : 4 cycle of 1/f(X
IN
)
1 0 0 : 5 cycle of 1/f(X
IN
)
1 0 1 : 6 cycle of 1/f(X
IN
)
1 1 0 : 7 cycle of 1/f(X
IN
)
1 1 1 : 8 cycle of 1/f(X
IN
)
b7 b6 b5
WR
SPI clock-phase
select bit
Function during clock
synchronous serial I/O mode Function during
U ART mode
0 : Data latched on
falling clock edge
1 : Data latched on
rising clock edge
Must always be "0'
Must always be "0'
Digital delay
is selected
SDA digital delay
set up bit (Note
1, 2, 3, 4, 5)
Nothing is assigned. In an attempt to write to these bits, write "0". When read the
value is indeterminate. However, when SDDS = "1", a "0" value is read.
_ _
Note 1: This bit can be read or written to when UART2 special mode register U2SMR at address 0377
16
bit 7
(SDDS: SDA digital delay select bit) = "1". When the initial value of UART2 special mode register 3
(U2SMR3 is read after setting SDDS = "1", the value is "00
16
". When writing to U2SMR3 after setting
SDDS = "1", be sure to write 0s to bits 0 - 4. When SDDS = "0", This register cannot be written to;
when read, the value is indeterminate.
Note 2: These bits are initialized to "000" when SDDS = "0", with the analog delay circuit selected. After a reset
these bits are set to "000", with the analog delay circuit selected. However, because these bits can be read
only when SDDS = "1", the value read from these bits when SDDS = "0" is indeterminate.
Note 3: When analog delay is selected, only the analog delay value is effective; when digital delay is selected,
only the digital delay value is effective.
Note 4: The amount of delay varies with the load on SCL and SDA pins. Also, when using an external clock,
the amount of delay increases by about 100ns. Be sure to take this into account when using this device.
Note 5: Reset values for SPIM and CPHA are not affected by the state of SDDs. Their reset values are always "0".
(Note 1)
UART2 Special mode register
Symbol Address When reset
U2SMR 0377
16
00
16
b7 b6 b5 b4 b3 b2 b1 b0
Bit name
Bit
symbol WR
Function
(During UAR T mode)
Function
(During clock synchronous
serial I/O mode)
ABSCS
ACSE
SSS
IIC mode selection bit
Bus busy flag
0 : STOP condition detected
1 : START condition detected
SCLL sync output
enable bit
Bus collision detect
sampling
clock select bit
Arbitration lost detecting
flag control bit
0 : Normal mode
1 : IIC mode
0 : Update per bit
1 : Update per byte
IICM
ABC
BBS
LSYN
0 : Ordinary
1 : Falling edge of RxD2
0 : Disabled
1 : Enabled
Transmit start condition
select bit
Must always be “0”
0 : Rising edge of transfer
clock
1 : Underflow signal of timer A0
Auto clear function
select bit of transmit
enable bit
0 : No auto clear function
1 : Auto clear at occurrence of
bus collision
Must always be “0”
Must always be “0”
Must always be “0”
Must always be “0”
Must always be “0”
Must always be “0”
Note 1: Nothing but "0" may be written.
Note 2: When not in I
2
C mode, do not set this bit by writing a "1". During normal mode, fix it to "0". When this
(Note 1)
SDDS SDA digital delay select
bit (Note 2, 3)
0 : Analog delay output is
selected
1 : Digital delay output is
selected (Must always
be "0" when not using
I
2
C mode)
Must always be "0"
bit - "0" , UART2 special mode register 3 (U2SMR3 at address 037516) bits 7 to 5 (DL2 to DL0 = SDA
digital delay setup bits) are initialized to "000", with the analog delay circuit selected. Also, when SDDS
= "0", the U2SMR3 register cannot be read or written to.
Note 3: When analog delay is selected, only the analog delay value is effective; when digital delay is selected
only the digital delay value is effective.
1-132
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
UART2 in I2C Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Figure 1.105 shows the functional block diagram for I2C mode. Setting “1” in the I2C mode select bit
(IICM) causes ports P70, P71, and P72 to work as data transmission-reception terminal SDA, clock
input-output terminal SCL, and port P72 respectively. A delay circuit is added to the SDA transmission
output, so the SDA output changes after SCL fully goes to “L”. The SDA digital delay select bit (bit 7
at address 037716) can be used to select between analog delay and digital delay. When digital delay
is selected, the amount of delay can be selected in the range of 2 cycles to 8 cycles of f1 using UART2
special mode register 3 (at address 037516). Delay circuit select conditions are shown in Table 1.42.
Table 1.42. Delay circuit select conditions
Fig. 1.105. Functional block diagram for I2C mode
P70 through P72 conforming to the simplified I C bus
Selector
I/O
Timer
delay
Noise
Filter
Timer
UART2
Selector
(Port P7
1
output data latch)
I/O
P7
0
/TxD
2
/SDA
P7
1
/RxD
2
/SCL
Reception register
CLK
Internal clock
UART2
External clock
Selector
UART2
I/O
Timer
P7
2
/CLK
2
Arbitration
Start condition detection
Stop condition detection
Data bus
Falling edge
detection
D
TQ
D
TQ
D
TQ
NACK
ACK
UART2
UART2
UART2
R
UART2 transmission/
NACK interrupt
request
UART2 reception/ACK
interrupt request
DMA1 request
9th pulse
IICM=1
IICM=0
IICM=1
IICM=0 IICM=1
IICM=0
IICM=0
IICM=1
IICM=0
IICM=1
IICM=1
IICM=0
Port reading
*
With IICM set to 1, the port terminal is to be readable
even if 1 is assigned to P7
1
of the direction register.
L-synchronous
output enabling bit
S
RQ
Bus busy
IICM=1
IICM=0
Bus collision/start, stop
condition detection
interrupt request
Bus collision
detection
Noise
Filter
Transmission
register
To DMA0, DMA1
Q
Noise
Filter
To DMA0
2
SDDS = "0" or DL = "000"
Digital delay is selected
Analog delay is selected
No delay
1
1
0
1
1
0
0
001
to
111
000
(000)
(000)
When digital delay is selected,no analog
delay is added. Only digital delay is effective
When DL is set ot "000", analog delay is
selected no matter what value is set in SDDS.
When SDDS is set to "0", DL is initialized, so
that DL = "000".
When IICM = "0", no delay circuit is selected.
Always made sure SDDS = "0".
Register value
IICM SDDS DL
Contents
1-133
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
UART2 in I2C Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
An attempt to read Port P71 (SCL) gets the pin's level regardless of the content of the port direction
register. The initial value of SDA transmission output in this mode goes to the value set in port P70.
The interrupt factors of the bus collision detection interrupt, UART2 transmission interrupt, and of
UART2 reception interrupt turn to the start/stop condition detection interrupt, acknowledgment non-
detection interrupt, and acknowledgment detection interrupt respectively.
The start condition detection interrupt refers to the interrupt that occurs when the falling edge of the
SDA terminal (P70) is detected with the SCL terminal (P71) staying “H”. The stop condition detection
interrupt refers to the interrupt that occurs when the rising edge of the SDA terminal (P70) is detected
with the SCL terminal (P71) staying “H”. The bus busy flag (bit 2 of the UART2 special mode register)
is set to “1” by the start condition detection, and set to “0” by the stop condition detection.
The acknowledgment non-detection interrupt refers to the interrupt that occurs when the SDA terminal
level is detected still staying “H” at the rising edge of the 9th transmission clock. The acknowledgment
detection interrupt refers to the interrupt that occurs when SDA terminal’s level is detected already
went to “L” at the 9th transmission clock. Also, assigning 1 1 0 1 (UART2 reception) to the DMA1
request factor select bits provides the means to start up the DMA transfer by the effect of acknowledg-
ment detection.
Bit 1 of the UART2 special mode register (037716) is used as the arbitration loss detecting flag control
bit. Arbitration means the act of detecting the nonconformity between transmission data and SDA
terminal data at the timing of the SCL rising edge. This detecting flag is located at bit 3 of the UART2
reception buffer register (037F16), and “1” is set in this flag when nonconformity is detected. Use the
arbitration lost detecting flag control bit to choose which way to use to update the flag, bit by bit or byte
by byte. When setting this bit to “1” and updated the flag byte by byte if nonconformity is detected, the
arbitration lost detecting flag is set to “1” at the falling edge of the 9th transmission clock.
If update the flag byte by byte, must judge and clear (“0”) the arbitration lost detecting flag after
completing the first byte acknowledge detect and before starting the next one byte transmission.
Bit 3 of the UART2 special mode register is used as SCL- and L-synchronous output enable bit.
Setting this bit to “1” goes the P71 data register to “0” in synchronization with the SCL terminal level
going to “L”.
Some other functions added are explained here. Figure 1.106 shows their workings.
Bit 4 of the UART2 special mode register is used as the bus collision detect sampling clock select bit.
The bus collision detect interrupt occurs when the RxD2 level and TxD2 level do not match, but the
nonconformity is detected in synchronization with the rising edge of the transfer clock signal if the bit
is set to “0”. If this bit is set to “1”, the nonconformity is detected at the timing of the overflow of timer
A0 rather than at the rising edge of the transfer clock.
1-134
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
UART2 in I2C Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.106. Some other functions added
Bit 5 of the UART2 special mode register is used as the auto clear function select bit of transmit
enable bit. Setting this bit to “1” automatically resets the transmit enable bit to “0” when “1” is set in the
bus collision detect interrupt request bit (nonconformity).
Bit 6 of the UART2 special mode register is used as the transmit start condition select bit. Setting this
bit to “1” starts the TxD transmission in synchronization with the falling edge of the RxD terminal.
1. Bus collision detect sampling clock select bit (Bit 4 of the UART2 special mode register)
0: Rising edges of the transfer clock
CLK
Timer A0
1: Timer A0 overflow
2. Auto clear function select bit of transmt enable bit (Bit 5 of the UART2 special mode register)
CLK
TxD/RxD
Bus collision
detect interrupt
request bit
Transmit
enable bit
3. Transmit start condition select bit (Bit 6 of the UART2 special mo de register)
CLK
TxD Enabling transmission
CLK
TxD
RxD
With "1: falling edge of RxD2" selected
0: In normal state
TxD/RxD
1-135
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
UART2 in I2C Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.43. Functions changed by I2C mode select bit 2
UART2 Special Mode Register 2
UART2 special mode register 2 (address 037616) is used to further control UART2 in I2C mode. Figure
1.107 shows the UART2 special mode register 2.
Bit 0 of the UART2 special mode register 2 (address 037616) is used as the I2C mode select bit 2.
Table 1.43 shows the types of control to be changed by I2C mode select bit 2 when the I2C mode
select bit is set to “1”. Figure 1.108 shows the timing characteristics of detecting the start condition
and the stop condition. Set the start/stop condition control bit (bit 7 of UART2 special mode register 2)
to “1” in I2C mode.
Fig. 1.107. UART2 special mode register 2
Function IICM2 = 1
IICM2 = 0
Factor of interrupt number 15 No acknowledgment detection (NACK) UART2 transmission (the rising edge
of the final bit of the clock)
Factor of interrupt number 16 Acknowledgment detection (ACK) UART2 reception (the falling edge
of the final bit of the clock)
DMA1 factor at the time when 1 1 0 1
is assigned to the DMA request
factor selection bits
Acknowledgment detection (ACK) UART2 reception (the falling edge of
the final bit of the clock)
Timing for transferring data from the
UART2 reception shift register to the
reception buffer.
The rising edge of the final bit of the
reception clock The falling edge of the final bit of the
reception clock
Timing for generating a UART2
reception/ACK interrupt request The rising edge of the final bit of the
reception clock The falling edge of the final bit of the
reception clock
1
2
3
4
5
UART2 special mode register 2
Symbol Address When reset
U2SMR2 037616 0016
b7 b6 b5 b4 b3 b2 b1 b0
Bit name
Bit
symbol WR
Function
STAC
SWC2
SDHI
I C mode selection bit 2
SCL wait output bit 0 : Disabled
1 : Enabled
SDA output stop bit
UART2 initialization bit
Clock-synchronous bit
Refer to Table 1.43
0 : Disabled
1 : Enabled
IICM2
CSC
SWC
ASL 0 : Disabled
1 : Enabled
SDA output disable bit
SCL wait output bit 2
0: Enabled
1: Disabled (high impedance)
0 : Disabled
1 : Enabled
0: UART2 clock
1: 0 output
(Note)
2
SHTC Start/stop condition
control bit Set this bit to "1" in I2C mode
(refer to Figure 1.108)
1-136
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
UART2 in I2C Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Bit 3 of the UART2 special mode register 2 (address 037616) is used as the SDA output stop bit.
Setting this bit to “1” causes an arbitration loss to occur, and the SDA pin turns to high-impedance
state the instant when the arbitration loss detection flag is set to “1”.
Bit 1 of the UART2 special mode register 2 (address 037616) is used as the clock synchronization bit.
With this bit set to “1” at the time when the internal SCL is set to “H”, the internal SCL turns to “L” if the
falling edge is found in the SCL pin; and the baud rate generator reloads the set value, and start
counting within the “L” interval. When the internal SCL changes from “L” to “H” with the SCL pin set to
“L”, stops counting the baud rate generator, and starts counting it again when the SCL pin turns to “H”.
Due to this function, the UART2 transmission-reception clock becomes the logical product of the
signal flowing through the internal SCL and that flowing through the SCL pin. This function operates
over the period from the moment earlier by a half cycle than falling edge of the UART2 first clock to
the rising edge of the ninth bit. To use this function, choose the internal clock for the transfer clock.
Bit 2 of the UART2 special mode register 2 (037616) is used as the SCL wait output bit. Setting this bit
to “1” causes the SCL pin to be fixed to “L” at the falling edge of the ninth bit of the clock. Setting this
bit to “0” frees the output fixed to “L”.
Bit 4 of the UART2 special mode register 2 (address 037616) is used as the UART2 initialization bit.
Setting this bit to “1”, and when the start condition is detected, the microcomputer operates as follows.
(1) The transmission shift register is initialized, and the content of the transmission register is transferred to
the transmission shift register. This starts transmission by dealing with the clock entered next as the first bit.
The UART2 output value, however, doesn’t change until the first bit data is output after the entrance of the
clock, and remains unchanged from the value at the moment when the microcomputer detected the start
condition.
(2) The reception shift register is initialized, and the microcomputer starts reception by dealing with the clock
entered next as the first bit.
(3) The SCL wait output bit turns to “1”. This turns the SCL pin to “L” at the falling edge of the ninth bit of the
clock.
Fig. 1.108. Timing characteristics of detecting the start condition and the stop condition (Note1)
3 to 6 cycles < duration for setting-up (Note 2)
3 to 6 cycles < duration for holding (Note 2)
Note 1 : When the start/stop condition count bit is "1" .
Note 2 : "Cycles" is in terms of the input oscillation frequency f(Xin) of the main clock.
Duration for
setting up Duration for
holding
SCL
SDA
(Start condition)
SDA
(Stop condition)
1-137
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
UART2 in I2C Mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Starting to transmit/receive signals to/from UART2 using this function doesn’t change the value of the
transmission buffer empty flag. To use this function, choose the external clock for the transfer clock.
Bit 5 of the UART2 special mode register 2 (037616) is used as the SCL pin wait output bit 2. Setting
this bit to “1” with the serial I/O specified allows the user to output an “1” from the SCL pin even if
UART2 is in operation. Setting this bit to “0” frees the “L” output from the SCL pin, and the UART2
clock is input/output.
Bit 6 of the UART2 special mode register 2 (037616) is used as the SDA output disable bit. Setting this
bit to “1” forces the SDA pin to turn to the high-impedance state. Refrain from changing the value of
this bit at the rising edge of the UART2 transfer clock. There can be instances in which arbitration lost
detection flag is turned on.
1-138
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
UART2 in SPI mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
The SPI functionality is an 8 bit, synchronous communication protocol that is user programmable to
use one of four different transfer formats. The four transfer formats support the four combinations of
clock phase and clock polarity, as the clock relates to the data. Figure 1.110 shows the SPI system
level view.
The existing UART2 already provides two of the transfer formats, with the CKPOL control bit. The SPI
mode adds the ability to change the phase of the clock, with respect to the transmitted data, in each of
the two existing clock polarity formats.
UART2 in SPI mode
The UART2 special mode register 3 (address 037516) is used to activate the SPI mode.
Figure 1.109 shows the UART2 special mode register 3.
Fig. 1.109. UART2 Special mode register 3
Symbol Address When reset
U2SMR3 037516 0016
UART2 Special mode register 3 (I2C and SPI bus exclusive use register)
DL0
DL1
DL2
0 : Normal mode
1 : SPI mode
Bit name
Bit symbol
b7 b6 b5 b4 b3 b2 b1 b0
SPIM
CPHA
SPI mode select bit
0 0 0 : Analog delay is selected
0 0 1 : 2 cycle of 1/f(XIN)
0 1 0 : 3 cycle of 1/f(XIN)
0 1 1 : 4 cycle of 1/f(XIN)
1 0 0 : 5 cycle of 1/f(XIN)
1 0 1 : 6 cycle of 1/f(XIN)
1 1 0 : 7 cycle of 1/f(XIN)
1 1 1 : 8 cycle of 1/f(XIN)
b7 b6 b5
WR
SPI clock-phase
select bit
Function during clock
synchronous serial I/O mode Function during
U ART mode
0 : Data latched on
falling clock edge
1 : Data latched on
rising clock edge
Must always be "0'
Must always be "0'
Digital delay
is selected
SDA digital delay
set up bit (Note
1, 2, 3, 4, 5)
Nothing is assigned. In an attempt to write to these bits, write "0". When read the
value is indeterminate. However, when SDDS = "1", a "0" value is read. _ _
Note 1: This bit can be read or written to when UART2 special mode register U2SMR at address 037716 bit 7
(SDDS: SDA digital delay select bit) = "1". When the initial value of UART2 special mode register 3
(U2SMR3 is read after setting SDDS = "1", the value is "0016". When writing to U2SMR3 after setting
SDDS = "1", be sure to write 0s to bits 0 - 4. When SDDS = "0", This register cannot be written to;
when read, the value is indeterminate.
Note 2: These bits are initialized to "000" when SDDS = "0", with the analog delay circuit selected. After a reset
these bits are set to "000", with the analog delay circuit selected. However, because these bits can be read
only when SDDS = "1", the value read from these bits when SDDS = "0" is indeterminate.
Note 3: When analog delay is selected, only the analog delay value is effective; when digital delay is selected,
only the digital delay value is effective.
Note 4: The amount of delay varies with the load on SCL and SDA pins. Also, when using an external clock,
the amount of delay increases by about 100ns. Be sure to take this into account when using this device.
Note 5: Reset values for SPIM and CPHA are not affected by the state of SDDs. Their reset values are always "0".
(Note 1)
1-139
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
UART2 in SPI mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
When operated in SPI mode the UART2 package pins provide the alternate SPI functions. MOSI,
Master Out Slave In, is multiplexed on pin P7[0]/TxD2. MOSI outputs data when UART2 is a SPI
master and inputs data when UART2 is a SPI slave. MISO, Master In Slave Out, is multiplexed on pin
P7[1]/RxD2. MISO inputs data when UART2 is a SPI master and outputs data when UART2 is a SPI
slave. SPICLK, SPI Clock, is multiplexed on pin P7[2]/CLK2. The SPI clock is input when the SPI is
configured as a slave or output when the SPI is configured as a master. SSB, Slave select input, is
multiplexed on pin P7[3]/RTSB/CTSB. This pin is used to select the active SPI slave.
The M30222 UART2 can be operated as an SPI master or as an SPI slave. Operation as an SPI Slave
or SPI Master is determined by the CKDIR contol bit. While in SPI mode, the TxD and RxD pins act as
the SPI MOSI and MISO pins. As implemented on the M30222, the SPI pins MOSI and MISO are
open drain.
There are two added control bits and one added status flag. Control bit SPIM is the SPI Mode enable,
which enables SPI operation. CPHA is the Clock Phase selection control bit. CPHA is used to
chooses the clock to data relationship. Combined with the existing CKPOL control bit, CPHA provides
compatibility with all four SPI transmission modes. CPHA is held at “0” when SPIM = “0”. The status
flag MDFLT is used to indicate that an SPI mode fault occurred.
Several existing configuration bits are required for SPI operation. SPI Slave / Master mode is con-
trolled by the existing CKDIR control bit. The UART is in SPI master mode when the clock is gener-
ated internally and is in SPI slave mode when the clock is generated externally. CKPOL control bit
select the polarity of the transfer clock. The four different combinations of CKPOL and CPHA define
the four formats of the SPI communication protocols. While in SPI mode, the CRD control bit enables
the CTS/RTS pin to operate as SSB and CRS control bit selects CTS/RTS pin to operate as CTS/
SSB. Both control bits must be properly configured to activate the SSB function. UFORM control bit
selects the UART transfer format, MSB or LSB. SPI data is transmitted MSB first.
Fig. 1.110. SPI system level view
Master MCU Slave MCU
MISO
MOSI
SPICLK
SSB
MISO
MOSI
SPICLK
SSB
CSB
Slave MCU s SSB input may be tied to ground
if there is only one SPI slave in the system.
1-140
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
UART2 in SPI mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
CKPOL = 1
CPHA = 1
CKPOL = 1
CPHA = 0
CKPOL = 0
CPHA = 1
CKPOL = 0
CPHA = 0
SSB
SCLK
SCLK
SCLK
SCLK
MISO/MOSI MSB LSB
SPI operation
Setting SMD[2:0]=010 in U2MR enables either SPI or IIC operation. Operation is undefined if both IICM
(U2SMR[0]) and SPI (U2SMR3[0]) control bits are set to logic one while SMD[2:0]=010.
Setting the SPIM control bit puts the UART2 into an SPI compatible mode. This mode is only valid in the
clock synchronous configuration and must not be entered when the UART2 is configured for asynchronous
operation. The internal / external clock select bit (CKDIR) in U2MR) determines whether UART2 is an SPI
master or slave. If internal clock is selected, the UART is an SPI master and if external clock is selected,
UART2 is an SPI slave. Figure 1.111 shows the signal wave forms.
Entering SPI mode has the following effects on operation:
(1) An alternate clock to data relationship can be chosen with the CPHA bit (in U2SMR3). This bit can only
be set when SPI bit is a “1”. All four SPI clock to data formats are possible by using the CPHA bit together
with the CKPOL bit (in U2C0). Figure 1.112 shows the function block diagram of SPI mode.
(2) The RxD pin becomes the MISO pin.
(3) The TxD pin becomes the MOSI pin.
(4) P7[3]/CTSB/RTSB functions as the Slave Select input. This input is active low.
(5) When configured as a master, a Mode Fault will be detected if the Slave Select input goes low. If no
port pin is assigned to be a slave select input, then mode fault detection is disabled.
Fig. 1.111. SPI Transmission formats
NOTE: To prevent spurious clock transitions, configure the SPI modules as master or slave before enabling
them. Enable the master before enabling the slave. Disable the slave before disabling the master.
1-141
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
UART2 in SPI mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.112 Functional block diagram of SPI mode
Selector Transmit register
CLKDIR
Receive register
CLKDIR = 1 = Slave
= 0 = Master
Timer
I/O
Timer
I/O
Selector
CLKDIR
Timer
I/O
Selector
CLKDIR
Clock
Generator
Transmit
Receive
Control
SS
Clock
Phase
Shift
Clock
Polarity
Invert
CLKDIR CKPOL
CPHA
Timer
I/O
Selector
Mode Fault
Detect
CLKDIR
S
RQ
MDFLT
UART2
Reset
P7
3
/SS
P7
2
/SPICLK
P7
1
/MISO
P7
0
/MOSI
SPI Mode Functional Block Diagram
1-142
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
UART2 in SPI mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Master Mode operation
SPI Master mode is entered by setting both SPI and CKDIR control bits to logic one. In master mode, the
UART will generate the clock to be driven on SPICLK. Transmitted data is shifted out on MOSI and and
receive data is shifted in on MISO.
The mode fault status flag, MDFLT, is set any time the state of the slave select pin, SS, is inconsistent with
an active SPI mode, SPIMSTR or SPISLV. Detection is intended to protect the MCU from damage due to
output driver contention.
A mode fault occurs if the SS pin of a slave SPI goes high during a transmissionor if the SS pin of a master
SPI goes low at any time A Mode Fault causes the following:
(1) The CLKDIR bit (in U2MR is forced to a “1”. This puts the UART into slave mode so that it is not driving
the CLK and MOSI pins.
(2) The UART is inhibited from driving it’s MISO pin.
(3) Mode Fault, MDF, status bit (bit 10 of U2RB) is set. A UART2 receiver interrupt is generated.
Mode Fault detection is disabled when the CTS2 /SSB function is not assigned to a port pin. In this case,
Slave Select is internally negated if the UART is configured for SPI Master operation.
A mode fault is cleared by setting the serial I/O mode bits (bits 2 through 0 of U2MR) to “000”. Also, the
Receiver Enable bit (RE2 of U2C1) must be cleared. When the Mode Fault is cleared, the UART will return to
master mode unless the CRS bit (in U2C0) is explicitly set.
Slave mode operation
SPI Slave mode is entered by setting the SPI control bit to logic one and the CKDIR control bit to logic zero.
Before transmission can start, the SSB pin of the slave SPI must be at logic zero.
When configured as a SPI slave, UART2 does not initiate any serial transfers. All transfers are initiated by an
external SPI bus master.
When the CPHA bit is a “1”, serial transfers begin with the falling edge of Slave Select. For CPHA = “0”,
serial transfers begin when the CLK leaves it’s idle state (the clock idle state is defined by the CKPOL bit in
U2C0). If the UART transmit buffer is empty when a serial transfer starts, the UART will drive the value “80”
hexadecimal on it’s MISO pin. The SPI should only write to the transmit buffer when it is empty. If the trans-
mit buffer is written during a serial transfer, the new data will be loaded into the transmit shifter at the end of
the current transfer.
The Slave Select function, SSB, is multiplexed on pin P7[3] along with CTSB. When UART2 is configured for
SPI operation, the SSB function must be selected by setting the U2C0 CRD bit to logic “0’ to enable CTS/RTS
functionality and additionally the U2C0 CRS bit must be set to logic “0” to enable CTS functionality. If the
CTS function is not both selected and enabled, the UART2 SPI logic will internally hold the SSB signal to the
appropriate level dependant on whether the SPI is configured for master or slave operation.
Slave select has various functions depending on the current state of the SPI. For an SPI configured as a
slave, the SSB pin is used to select a slave. For CPHA=0, SSB is also used to indicate the start of a trans-
mission. Since it is used to indicate the start of a transmission, SSB must be toggled high and low between
each byte transmitted for the CPHA=0 mode For CPHA=1 format, SSB may be kept asserted low between
transmitted bytes. If SSB is asserted while the SPI is configured as a master, a Mode Fault occurs.
1-143
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O (3, 4)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
S I/O 3, 4
S I/O 3 and S I/O 4 are exclusive clock-synchronous serial I/Os.
Figure 1.113 shows the S I/Oi block diagram and Figure 1.114 shows the S I/Oi control register. Table
1.44 shows the specifications of S I/Oi.
Fig. 1.113. S I/Oi block diagram (i = 3,4)
S I/Oi transmission/reception register (8)
S I/O counter i (3)
Synchronous
circuit
f1
f8
f32
8
SMi5 LSB MSB
SMi2
SMi3
SMi3
SMi1
SMi0
P9
0/
CLK
3
(P9
5/
CLK
4
)
P9
2/
S
OUT3
(P9
6/
S
OUT4
)
P9
1/
S
IN3
(P9
7/
S
IN4
)
Transfer rate register
SMi6
Note: i = 3, 4.
1/(n +1)
1/2
n = A value set in the S I/O transfer rate register i (0363
16
, 0367
16
).
S I/O i
interrupt request
Data bus
i
i
1-144
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O (3, 4)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.114. S I/O 3, 4 related registers
SI/Oi bit rate generator
b7 b0 Symbol Address When reset
S3BRG 036316 Indeterminate
S4BRG 036716 Indeterminate
Indeterminate
Assuming that set value = n, BRGi divides the count
source by n + 1 0016 to FF16
Values that can be set WR
SI/Oi transmit/receive register
b7 b0 Symbol Address When reset
S3TRR 036016 Indeterminate
S4TRR 036416 Indeterminate
Indeterminate
Transmission/reception starts by writing data to this register.
After transmission/reception finishes, reception data is input.
WR
S I/Oi control register (i = 3, 4) (Note 1)
Symbol Address When reset
SiC 0362
16
, 0366
16
40
16
b7 b6 b5 b4 b3 b2 b1 b0
WR
Description
SMi5
SMi1
SMi0
SMi3
SMi6
SMi7
Internal synchronous
clock select bit
Transfer direction select bit
S I/Oi port select bit
(Note 2)
S
OUT
i initial value
set bit
0 0 : Selecting f1
0 1 : Selecting f8
1 0 : Selecting f32
1 1 : Not to be used
b1 b0
0 : External clock
1 : Internal clock
0 : L output
1 : H output
0 : Input-output port
1 : S
OUT
i output, CLK function
Bit name
Bit
symbol
Synchronous clock
select bit (Note 2)
0 : LSB first
1 : MSB first
SMi2 S
OUT
i output disable bit 0 : S
OUT
i output
1 : S
OUT
i output disable(high impedance)
Note 1: Set "1" in bit 2 of the protection register (000A 16) before writing
to the
S I/Oi control register (i = 3, 4).
Note 2:
When using the port as an input/output port by setting the SI/Oi port
select bit (i = 3, 4) to
"1"
, be sure to set the sync clock select bit to
"1"
.
Effective when SMi3 = 0
Nothing is assigned.
Write "0" when writing to this bit. When read, the value is "0".
1-145
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O (3, 4)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.44. Specifications of S I/O 3, 4
Note 1: n is a value from 0016 through FF16 set in the S I/Oi transfer rate register (i = 3, 4).
Note 2: With the external clock selected:
•Before data can be written to the SI/Oi transmit/receive register (addresses 036016, 036416), the
CLKi pin input must be in the low state. Also, before rewriting the SI/Oi Control Register (addresses
036216, 036616)’s bit 7 (SOUTi initial value set bit), make sure the CLKi pin input is held low.
• The S I/Oi circuit keeps on with the shift operation as long as the synchronous clock is entered in it.
Note 3: If the internal clock is used for the synchronous clock, the transfer clock signal output, when enabled,
Item
Transfer data format
Transfer clock
Conditions for
Interrupt request
generation timing
Select function
Precaution
Specifications
• Transfer data length: 8 bits
• With the internal clock selected (bit 6 of 036216, 036616
= “1”): f1/2(ni+1),
f8/2(ni+1), f32/2(ni+1) (Note 1)
• To start transmission/reception, the following requirements must be met:
- Select the synchronous clock (use bit 6 of 036216, 036616).
Select a frequency dividing ratio if the internal clock has been selected (use bits
0 and 1 of 036216 , 036616).
- SOUTi initial value set bit (use bit 7 of 036216, 036616)= 1.
- S I/Oi port select bit (bit 3 of 036216, 036616) = 1.
- Select the transfer direction (use bit 5 of 036216, 036616)
-Write transfer data to SI/Oi transmit/receive register (036016, 036416 )
• To use S I/Oi interrupts, the following requirements must be met:
- Clear the SI/Oi interrupt request bit before writing transfer data to the SI/Oi
transmit/receive register (bit 3 of 004916, 004816) = 0.
• Rising edge of the last transfer clock. (Note 3)
• LSB first or MSB first selection
Whether transmission/reception begins with bit 0 (LSB) or bit 7 (MSB) can be
selected.
• Function for setting an SOUTi initial value selection
When using an external clock for the transfer clock, the user can choose the
SOUTi pin output level during a non-transfer time. For details on how to set, see
Figure 1.112.
• Unlike UART0–2, SI/Oi (i = 3, 4) is not divided for transfer register and buffer.
Therefore, do not write the next transfer data to the SI/Oi transmit/receive register
(addresses 036016, 036416) during a transfer. When the internal clock is selected
for the transfer clock, SOUTi holds the last data for a 1/2 transfer clock period after
it finished transferring and then goes to a high-impedance state. However, if the
transfer data is written to the SI/Oi transmit/receive register (addresses 036016 ,
036416) during this time, SOUTi is placed in the high-impedance state immediately
upon writing and the data hold time is thereby reduced.
i
• If an internal clock is selected, set the bit rate generator divisor (036316, 036716)
[It is not necessry to start transmit/receive. It is only needed for operation as
intended]
stops at the "H" state after transmission is completed.
•
With the external clock selected (bit 6 of 0362
16
, 0366
16
= 0):
Input from the CLKi terminal (Note 2)
Therefore, stop the synchronous clock immediately when count reaches eight. If selected, the internal
clock stops automatically clocking the SIO channel.
transmit/receive
start
1-146
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O (3, 4)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Functions for setting an SOUTi initial value
When using an external clock for the tranfer clock, the SOUTi pin output level during a non-transfer
time can be set to the high or the low state. Figure 1.115 shows the timing chart for setting an SOUTi
initial value.
S I/Oi operation timing
Figure 1.116 shows the S I/Oi operation timing.
Fig. 1.115. Timing chart for setting SOUTi's initial value
Fig. 1.116. S I/Oi operation timing chart
Signal written to the S I/Oi
transmission/reception
register
S
OUT
i (internal)
S
OUT
i's initial value
set bit (SMi7)
S
OUT
i terminal output
S I/Oi port select bit
(SMi3)
Setting the S
OUT
i
initial value to H Port selection
(normal port S
OUT
i)
D0
(i = 3, 4) Initial value = "H" (Note)
Port output D0
(Example) With "H" selected for SOUTi:
Note: The set value is output only when the external clock has been selected. When
initializing S
OUT
i, make sure the CLKi pin input is held "H" level.
If the internal clock has been selected or if S
OUT
output disable has been set,
this output goes to the high-impedance state.
S I/Oi port select bit SMi3 = 0
SOUTi initial value select bit
SMi7 = 1
(S
OUT
i: Internal "H" level)
S I/Oi port select bit
SMi3 = 0 1
(Port select: Normal port S
OUT
i)
S
OUT
i terminal = "H" output
Signal written to the S I/Oi register
="L" "H" "L"
(Falling edge)
S
OUT
i terminal = Outputting
stored data in the S I/Oi transmission/
reception register
D
7
D
0
D
1
D
2
D
3
D
4
D
5
D
6
(i= 3, 4)
(i= 3, 4) Hiz Hiz
(i= 3, 4)
1.5 cycle (max)
SI/Oi internal clock
Transfer clock
(Note 1)
Signal written to the
S I/Oi register
S I/Oi output S
OUT
i
S I/Oi input S
IN
i
SI/Oi interrupt
request bit
Note 2
Note 1: With the internal clock selected for the transfer clock, the frequency dividing ratio can be selected using bits 0 and 1 of the S I/Oi control register.
(i=3,4) (No frequency division, 8-division frequency, 32-division frequency.)
Note 2: With the internal clock selected for the transfer clock, the S
OUT
i pin becomes to the high-impedance state after the transfer finishes.
"H"
"L"
"H"
"L"
"H"
"L"
"H"
"L"
"H"
"L"
"1"
"0"
1-147
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
LCD Drive Control Circuit
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
LCD Drive Control Circuit
The M30222 group has the built-in Liquid Crystal Display (LCD) drive control circuit consisting of the
following.
• LCD display RAM
• Segment output enable register
• LCD mode register
• Voltage multiplier
• Selector
• Timing controller
• Common driver
• Segment driver
• Bias control circuit
A maximum of 40 segment output pins and 4 common output pins can be used. This allows up to 160
LCD pixels to be controlled. If static drive is enabled, up to 14 of the 40 multiplexed segment
pins can be assigned to static drive.
The LCD drive control circuit automatically reads the LCD display ram, performs bias and duty ratio
control, and displays the data on the LCD panel. The circuit is configured by writing to the LCD mode
register, the segment output enable register, the LCD display ram, the LCD frame frequency counter,
the LCD expansion register, and the LCD clock divided register. After all these registers are written
then the LCD is turned on by setting the LCD enable bit to "1".
The LCDRAM output function allows the LCD segment output pins to be used as a general purpose
output pin. This mode is configured by writing to the segment output register to enable the segment
function, writing a "00" to the time division select bit and "0" to LCD output enable bit, and setting the
LCDRAM output enable bit to "1". The data that is written to the LCDRAM bit 4 or 0 will be output on its
corresponding segment pin. Note that in this mode VL3 & VL2 must be connected to VDD and VL1
must be connected to VSS.
Table 1.45 shows the maximum number of display pixels at each duty ratio.
Figure 1.117 shows the block diagram of LCD controller / driver. Figures 1.118 and 1.119 show the
LCD-related registers.
Table 1.45. Maximum number of display pixels at each duty ratio
Duty ratio
2
3
4
Maximum number of display pixels
(multiplexed)
80 dots or 8 segment LCD 10 digits
120 dots or 8 segment LCD 15 digits
160 dots or 8 segment LCD 20 digits
Static drive
OFF
OFF
OFF
1-148
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
LCD Drive Control Circuit
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.117. Block diagram of LCD controller/driver
Data bus low-order bits
Timing controller
1/8
COM0COM1COM2COM3
VSS VL1 VL2 VL3
SEG3SEG2SEG1SEG0
Address 010016 Address 010116
LCDCK
LCDCK count source
select bit
Bias control bit
LCD enable bit
Duty ratio selection bits
2
Selector Selector Selector Selector Selector
Selector
LCD display
RAM
Address 011316
P46/SEG38 P47/SEG39
Level
shift Level
shift Level
shift Level
shift Level
shift Level
shift
Common
driver Common
driver Common
driver Common
driver
C1C2
Voltage multiplier
control bit
Level
Shift Level
Shift Level
Shift Level
Shift
Segment
driver Segment
driver Segment
driver Segment
driver Segment
driver Segment
driver
Bias control
Data bus high-order bits
VCC
LCD output
enable bit
1/2
"0"
"1"
f
32
f
C1
LCD frame frequency control counter (8)
Reload register (8)
1/2 LCD Clock Divider counter (8)
Reload register (8)
Address 0112
Selector Selector
Level
shift Level
shift
Segment
driver
Segment
driver
P45/SEG37
/LCDCLKout
P44/SEG36
/SYNCout
Segment output
enable bit 6
LCD Expansion
enable bit
01
01
16
1-149
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
LCD Drive Control Circuit
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.118. LCD related registers (1)
LCD mode register
Symbol Address When reset
LCDM 0120
16
0X000000
2
b7 b6 b5 b4 b3 b2 b1 b0
Bit name
Bit symbol Function
PUMP
LRAMOUT
Duty ratio select bit
Bias control bit
LCD enable bit
Voltage multiplier
control bit
LCDT0
LCDT1
BIAS
LCDEN
0 : 1/3 bias
1 : 1/2 bias
0 : Voltage multipler disable
1 : Voltage multipler enable (Note 2)
LCDRAM output bit 0 : LCD waveform output
1 : LCD data output
b1 b0
0 0 : Not used
0 1 : 2 duty (use COM0, COM1)
1 0 : 3 duty (use COM0 - COM2)
1 1 : 4 duty (use COM0 - COM3)
0 : LCD Off
1 : LCD On
Note 1: LCDCK is a clock for an LCD timing controller.
Note 2: When voltage multiplier is enabled, bias control bit must be "0".
WR
LSRC LCDCK count source
select bit (Note 1)
Nothing is assigned. Write "0" when writing to this bit.
When read, the value is indeterminate.
0 : f32
1 : fc1
_ _
LCD frame frequency counter
Symbol Address When reset
LCDTIM 0124
16
Indeterminate
b7 b0
Function W
R
Values that can be set
8 bit timer
00
16
to FF
16
Segment output enable register
Symbol Address When reset
SEG 0122
16
00
16
b7 b6 b5 b4 b3 b2 b1 b0
Bit name
Bit symbol Function
SEG01
WR
0 : Disable
1 : Enable
SEG02
SEG03
SEG04
SEG05
SEG06
SEG07
Segment output
enable bit 1
Segment output
enable bit 2
Segment output
enable bit 3
Segment output
enable bit 4
Segment output
enable bit 5
Segment output
enable bit 6
LCD output
enable
0 : I/O ports P3
3
1 : Segment output SEG
27
0 : I/O ports P3
5
to P3
4
1 : Segment output SEG
28
to SEG
29
0 : I/O ports P3
7
to P3
6
1 : Segment output SEG
30
to SEG
31
0 : I/O ports P4
4
to P4
5
1 : Segment output SEG
36
to SEG
37
0 : I/O ports P4
6
to P4
7
1 : Segment output SEG
38
to SEG
39
0 : I/O ports P3
0
to P3
2
1 : Segment output SEG
24
to SEG
26
SEG00 Segment output
enable bit 0
0 : I/O ports P4
0
to P4
3
1 : Segment output SEG
32
to SEG
35
X
(Note)
Note: This register must be changed while LCD output enable bit is "0".
1-150
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
LCD Drive Control Circuit
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.119. LCD expansion related register (2)
Voltage Multiplier
The voltage multiplier performs threefold boosting. This circuit inputs a reference voltage for boosting from LCD
power input pin VL1. (However, when using a 1/2 bias, supply power to the VL1 and VL2 through an external resistor
divider.)
To activate the voltage multiplier, choose the segment/port and duty rate, select bias control, and set up the LCD
frame frequency counter and LCDCK count source using the segment enable register and LCD mode register,
then enable the LCD output enable bit (bit 7 at address 012216) and set the voltage multiplier control bit (bit 4 at
address 012016) to “1” (= voltage multiplier enabled). When voltage is input to the VL1 pin during operating the
voltage multiplier, voltage that is twice as large as VL1 occurs at the VL2 pin, and voltage that is three times as large
as VL1 occurs at the VL3 pin.
The voltage multiplier control bit (bit 4 of the address 012016) controls the voltage multiplier. When using the voltage
multiplier, apply a voltage equal to or greater than 1.3 V but not exceeding 2.1 V to the VL1 pin before enabling the
voltage multiplier control bit.
When not using the voltage multiplier, enable the LCD output enable bit and apply an appropriate voltage to the
LCD power supply input pins (VL1 to VL3). When the LCD output enable bit is disabled, the VL3 pin is connected to
VCC internally.
LCD expansion register
Symbol Address When reset
LEXP 013016 0016
Bit nameBit symbol
b7 b6 b5 b4 b3 b2 b1 b0
0 : Disable
1 : Enable
LCKPOL
LEXPEN
LCD clock out and polarity select bit
Function
0 : SOF at rising edge
1 : SOF at falling edge
LCD Expansion enable bit
WR
Nothing is assigned.
These bits can neither be set nor reset. When read, the value is indeterminate.
LSYNC LCD SYNCout initiation bit 0 : No action
1 : Initiate SYNC
LSTATCNF0
LSTATCNF1
LSTATEN
LCD static drive pin configuration
select bits
0 0 : SEG35 to SEG24 static
0 1 : SEG35 to SEG27 static
1 0 : SEG35 to SEG32 static
1 1 : Do not use
LCD static drive enable bit 0 : Disable
1 : Enable
LCD clock divide counter
Symbol Address When reset
LCDC 013216 Indeterminate
b7 b0
Function W
R
Values that can be set
8 bit timer 0016 to FF16
X
1-151
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
LCD Drive Control Circuit
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Common Pin and Duty Control
The common pins (COM0 to COM3) to be used are determined by the required duty. Table 1.47shows
the duty control and the common pins used. Select duty ratio by the duty ratio select bits (bits 0 and
1 of address 012016).
Table 1.46. Bias control and applied voltage to VL1 to VL3
Bias Control and Applied Voltage to LCD Power Input Pins
To the LCD power input pins (VL1 to VL3), apply the voltage shown in Table 1.46 according to the bias value. Select
a bias value by the bias control bit (bit 2 of the address 012016). Figure 1.120 is an example of circuit at each bias.
Fig. 1.120. Example of circuit at each bias
VL3
VL2
C2
C1
VL1
1/3 bias when using
voltage multiplier (VL1<= 2.1V)
VL3
VL2
C2
C1
VL1
open
open
Contrast
control
R1
R2
R3
R1=R2=R3
1/3 bias when not
using voltage multiplier
VL3
VL2
C2
C1
VL1
open
open
Contrast
control
R4
R5
R4=R5
1/2 bias
VL3
VL2
C2
C1
VL1
open
open
When selecting LCDRAM data output
(not using LCD panel)
Bias value
1/3 bias
1/2 bias
Voltage value
VL3 = VLCD
VL2 = 2/3 VLCD
VL1 = 1/3 VLCD
VL3 - VLCD
VL2 =
VL1 = 1/2 VLCD
Note: VLCD is the maximum value of supplied
voltage for the LCD panel.
Duty ratio
2
3
4
Bit 1
0
1
1
Bit 0
1
0
1
Common pins used
COM0, COM1 (Note 1)
COM0 to COM2 (Note 2)
COM0 to COM3
Daily ratio
select bit
Note 1: COM2 and COM3 are open.
Note 2: COM 3 is open.
Table 1.47. Duty ratio control and common pins used
1-152
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
LCD Drive Control Circuit
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
LCD Display RAM
Address 010016 to 011316 is the designated RAM for the LCD display. When “1's" are written to these
addresses, the corresponding segments of the LCD display panel are turned on. Table 1.48 shows the
LCD display RAM map.
Table. 1.48. LCD display RAM map
010016
010116
010216
010316
010416
010516
010616
010716
010816
010916
010A16
010B16
010C16
010D16
010E16
010F16
011016
011116
011216
011316
SEG1
SEG3
SEG5
SEG7
SEG9
SEG11
SEG13
SEG15
SEG17
SEG21
SEG23
SEF25
SEG27
SEG29
SEG31
SEG33
SEG35
SEG37
SEG39
SEG0
SEG2
SEG4
SEG6
SEG8
SEG10
SEG12
SEG14
SEG16
SEG18
SEG20
SEG22
SEG24
SEG26
SEG28
SEG30
SEG32
SEG34
SEG36
SEG38
R
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
W
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
7 6 5 4
Address Bit
SEG19
3 2 1 0
COM 3 3
2 2 1 1
00
1-153
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
LCD Drive Control Circuit
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
LCD Drive Timing
The LCDCK timing frequency (LCD drive timing) is generated internally and the frame frequency can
be determined with the following equation. The LCDCK count source frequency is fC1 (same fre-
quency as XCIN) or f32 (divide-by-32 of XIN frequency). Figure 1.121 shows the LCD drive waveform
(1/2 bias). Figure 1.122 shows the LCD drive waveform (1/3 bias).
f(LCDCK)
duty ratio
Frame frequency=
16 X (LCD frame frequency count value + 1)
f(LCDCK)= (frequency of count source for LCDCK)
Internal logic
LCDCK timing
1/4 duty Voltage level
V
L3
V
L2
=V
L1
V
SS
V
L3
V
SS
COM
0
COM
1
COM
2
COM
3
SEG
0
OFF ON OFF ON
COM
3
COM
2
COM
1
COM
0
COM
3
COM
2
COM
1
COM
0
1/3 duty
V
L3
V
L2
=V
L1
V
SS
V
L3
V
SS
OFFON ON OFF ON OFF
1/2 duty
COM
0
COM
1
COM
2
SEG
0
COM
0
COM
1
SEG
0
V
L3
V
L2
=V
L1
V
SS
V
L3
V
SS
OFFON OFFON OFFON OFFON
COM
0
COM
2
COM
1
COM
0
COM
2
COM
1
COM
0
COM
2
COM
1
COM
0
COM
1
COM
0
COM
1
COM
0
COM
1
COM
0
Fig. 1.121. LCD drive waveform (1/2 bias)
1-154
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
LCD Drive Control Circuit
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.122. LCD drive waveform (1/3 bias)
Internal logic
LCDCK timing
1/4 duty Voltage level
V
L3
V
SS
COM
0
COM
1
COM
2
COM
3
SEG
0
OFF ON OFF ON
COM
3
COM
2
COM
1
COM
0
COM
3
COM
2
COM
1
COM
0
1/3 duty
OFFON ON OFF ON OFF
1/2 duty
COM
0
COM
1
COM
2
SEG
0
COM
0
COM
1
SEG
0
OFFON OFFON OFFON OFFON
V
L3
V
L2
V
SS
V
L1
V
L3
V
L2
V
SS
V
L1
V
L3
V
SS
V
L3
V
L2
V
SS
V
L1
V
L3
V
SS
COM
0
COM
2
COM
1
COM
0
COM
2
COM
1
COM
0
COM
2
COM
1
COM
0
COM
1
COM
0
COM
1
COM
0
COM
1
COM
0
1-155
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
LCD Drive Control Circuit
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.123. LCD drive waveform (static drive)
LCD Static Drive
When bit 7 of the LCD expansion register is set, then the static drive function is enabled.
The following LCD pins get assigned the static drive function in one of the following groups: SEG35 to
SEG24, SEG35 to SEG27, or SEG35 to SEG32. Bits 6 and 5 of the LCD expansion register determine
the grouping of the static drive pins. All remaining LCD pins retain their normal LCD functions.
The waveforms that are output from the static drive pins are shown in Figure 1.123. When writing to
LCD RAM for static operation, write the data to all four bits assigned to that pin. (Refer to Table 1.50,
LCD display RAM map). For example, to set static SEG34 ON and SEG35 OFF, write F016 to address
011116.
LCD Expansion Clock
When bit 7 of the LCD expansion register is set, the LCD expansion clock becomes active. In this mode
a clock (LCDCKout) synchronized to the internal LCD clock can be output from the mcu. The frequency
of LCDCLKout is set by the LCD clock divided counter and is:
f(LCDCKout) = (frequency of count source for LCDCK)
2 x (LCD clock divided counter + 1)
In addition, a synchronization signal (SYNCout) is output. When the LCD SYNCout initiation bit is set,
this signal will go active low at the beginning of the next LCD frame.
Refer to Figures 1.124 and 1.125.
LCDCK
STATIC COM
Voltage level
VL3
Vss
VL3
Vss
VL3
Vss
["0" written to LCD RAM]
STATIC SEG (pixel off)
["0" written to LCD RAM]
STATIC SEG (pixel on)
["1" written to LCD RAM]
1-156
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
LCD Drive Control Circuit
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.125. LCD port expansion timing diagram
Fig. 1.124. LCD port expansion block diagram
Osc
Osc
1/32 1/2 LCD FFC
1/(n+1) 1/8 Duty Ratio
1/4,1/3,1/2 COM
SEG
CDC
1/(n+1) 1/2 LCDCKout
Sync
Generator
SYNCout
LCD SYNCout initiation bit
Xin
XCin
V32 LCDCK LCD Frame Freq.
D
CLK
Q
D
CLK
Q
LCD clock out
polarity selection bit
LCDCK
1 Frame Next Frame
Com3 Active
Com2 Active
Com1 Active
Com0 Active
Initiate
Sync
SYNCout
1-157
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
A-D Converter
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
A-D Converter
The A-D converter consists of one 10-bit successive approximation A-D converter circuit with a capaci-
tive coupling amplifier. Pins P100 to P107, P95, and P96 also function as the analog signal input pins.
The direction registers of these pins for A-D conversion must therefore be set to input. The VREF con-
nect bit (bit 5 at address 03D716) can be used to isolate the resistance ladder of the A-D converter from
the reference voltage input pin (VREF) when the A-D converter is not used. Doing so stops any current
flowing into the resistance ladder from VREF, reducing the power dissipation. When using the A-D
converter, start A-D conversion only after setting bit 5 of 03D716 to connect VREF.
The result of A-D conversion is stored in the A-D registers of the selected pins. When set to 10-bit
precision, the lower 8 bits are stored in the even addresses and the high 2 bits in the odd addresses.
When set to 8-bit precision, the low 8 bits are stored in the even addresses.
Table 1.49 shows the performance of the A-D converter. Figure 1.126 shows the block diagram of the A-
D converter, and Figures 1.127 and 1.128 show the A-D converter-related registers.
Table 1.49. Performance of A-D converter
Item Performance
Method of A-D conversion Successive approximation (capacitive coupling amplifier)
Analog input voltage (Note 1) 0V to AVCC (VCC)
Operating clock φAD (Note 2) VCC = 5VfAD/divide-by-2 of fAD/divide-by-4 of fAD, fAD=f(XIN)
VCC = 3V divide-by-2 of fAD/divide-by-4 of fAD, fAD=f(XIN)
Resolution 8-bit or 10-bit (selectable)
Absolute precision VCC = 5V • Without sample and hold function
±3LSB
• With sample and hold function (8-bit resolution)
±2LSB
• With sample and hold function (10-bit resolution)
AN0 to AN7 input : ±3LSB
ANEX0 and ANEX1 input (including mode in which external
operation amp is connected) : ±7LSB
VCC = 3V • Without sample and hold function (8-bit resolution)
±2LSB
Operating modes One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0,
and repeat sweep mode 1
Analog input pins 8 pins (AN0 to AN7) + 2pins (ANEX0 and ANEX1)
•Software trigger
A-D conversion starts when the A-D conversion start flag changes to “1”
•External trigger (can be retriggered)
A-D conversion starts when the A-D conversion start flag is “1” and the
ADTRG/P97 input changes from “H” to “L”
Conversion speed per pin •Without sample and hold function
8-bit resolution: 49 φAD cycles, 10-bit resolution: 59 φAD cycles
• With sample and hold function
8-bit resolution: 28 φAD cycles, 10-bit resolution: 33 φAD cycles
Note 1: Does not depend on use of sample and hold function.
Note 2: Divide the frequency if f(X IN) exceeds 10MHZ, and make φAD frequency equal to 10MH Z.
Without sample and hold function, set the φAD frequency to 250kHZ min.
With the sample and hold function, set the φAD
frequency to 2 MHz min.
to 1MHz
A-D conversion
start condition
1-158
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
A-D Converter
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.126. Block diagram of A-D converter
1/2
φAD
1/2
f
AD
A-D conversion rate
selection
(03C1
16
, 03C0
16
)
(03C3
16
, 03C2
16
)
(03C5
16
, 03C4
16
)
(03C7
16
, 03C6
16
)
(03C9
16
, 03C8
16
)
(03CB
16
, 03CA
16
)
(03CD
16
, 03CC
16
)
(03CF
16
, 03CE
16
)
CKS1=1
CKS0=0
0
0 : Normal operation
0 1 : ANEX0
1 0 : ANEX1
1 1 : External op-amp mode
A-D register 0(16)
A-D register 1(16)
A-D register 2(16)
A-D register 3(16)
A-D register 4(16)
A-D register 5(16)
A-D register 6(16)
A-D register 7(16)
Resistor ladder
ANEX1
ANEX0
Successive conversion register
OPA1,OPA0=0,1
OPA0=1
OPA1=1
OPA1,OPA0=1,1
AN
0
AN
1
AN
2
AN
3
AN
5
AN
6
AN
7
A-D control register 0 (address 03D6
16
)
A-D control register 1 (address 03D7
16
)
V
ref
V
IN
Data bus high-order
Data bus low-order
V
REF
AN
4
OPA1,OPA0=0,0
VCUT=0
AV
SS
VCUT=1
CKS0=1
CKS1=0
CH2,CH1,CH0=000
CH2,CH1,CH0=001
CH2,CH1,CH0=010
CH2,CH1,CH0=011
CH2,CH1,CH0=100
CH2,CH1,CH0=101
CH2,CH1,CH0=110
CH2,CH1,CH0=111
Decoder
OPA1, OPA0
Addresses
SSH=0
SSH=1
Simultaneous Sample
and Hold control
Comparator
Comparator
1-159
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
A-D Converter
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.127. A-D converter-related registers (1)
A-D control register 0 (Note 1)
Symbol Address When reset
ADCON0 03D6
16
00000XXX
2
b7 b6 b5 b4 b3 b2 b1 b0
Analog input pin select bit 0 0 0 : AN
0
is selected
0 0 1 : AN
1
is selected
0 1 0 : AN
2
is selected
0 1 1 : AN
3
is selected
1 0 0 : AN
4
is selected
1 0 1 : AN
5
is selected
1 1 0 : AN
6
is selected
1 1 1 : AN
7
is selected (Note 2)
CH0
Bit symbol Bit name Function
CH1
CH2
A-D operation mode
select bit 0 0 0 : One-shot mode
0 1 : Repeat mode
1 0 : Single sweep mode
1 1 : Repeat sweep mode 0
Repeat sweep mode 1 (Note 2)
MD0
MD1
Trigger select bit 0 : Software trigger
1 : AD
TRG
trigger
TRG
ADST A-D conversion start flag 0 : A-D conversion disabled
1 : A-D conversion started
Frequency select bit 0 0 : f
AD
/4 is selected
1 : f
AD
/2 is selected
CKS0
WR
A-D control register 1 (Note)
Symbol Address When reset
ADCON1 03D7
16
00
16
Bit name FunctionBit symbol
b7 b6 b5 b4 b3 b2 b1 b0
A-D sweep pin select bit
SCAN0
SCAN1
MD2
BITS 8/10-bit mode select bit 0 : 8-bit mode
1 : 10-bit mode
VCUT
OPA0
Vref connect bit
OPA1
A-D operation mode
select bit 1 0 : Any mode other than repeat sweep
mode 1
1 : Repeat sweep mode 1
0 : Vref not connected
1 : Vref connected
External op-amp
connection mode bit
WR
b2 b1 b0
b4 b3
When single sweep and repeat sweep
mode 0 are selected
0 0 : AN
0
, AN
1
(2 pins)
0 1 : AN
0
to AN
3
(4 pins)
1 0 : AN
0
to AN
5
(6 pins)
1 1 : AN
0
to AN
7
(8 pins)
b1 b0
When repeat sweep mode 1 is selected
0 0 : AN
0
(1 pin)
0 1 : AN
0
, AN
1
(2 pins)
1 0 : AN
0
to AN
2
(3 pins)
1 1 : AN
0
to AN
3
(4 pins)
b1 b0
0 0 : ANEX0 and ANEX1 are not used
0 1 : ANEX0 input is A-D converted
1 0 : ANEX1 input is A-D converted
1 1 : External op-amp connection mode
b7 b6
Note 1: If the A-D control register is rewritten during A-D conversion, the conversion result is
indeterminate.
Note 2: When changing A-D operation mode, set analog input pin again.
Frequency select bit 1 0 : f
AD
/2 or f
AD
/4 is selected
1 : f
AD
is selected
CKS1
indeterminate.
Note: If the A-D control register is rewritten dur ing A-D conversion, the conversion result is
1-160
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
A-D Converter
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.128. A-D converter-related registers (2)
A-D control register 2 (Note)
Symbol Address When reset
ADCON2 03D4
16
0000XXX0
2
b7 b6 b5 b4 b3 b2 b1 b0
A-D conversion method
select bit
0 : Without sample and hold
1 : With sample and hold
Bit symbol Bit name Function R W
Note 1: If the A-D control register is rewritten during A-D conversion, the conversion
result is indeterminate.
Note 2: SSH must be used ony in conjunction with SMP.
Note 3: User must guarantee a conversion of input "1" after a conversion of input "0"
in all modes except sweep modes.
A-D register i Symbol Address When reset
ADi(i=0 to 7) 03C016 to 03CF16 Indeterminate
Eight low-order bits of A-D conversion result
Function R W
(b15) b7b7 b0 b0
(b8)
• During 10-bit mode
Two high-order bits of A-D conversion result
• During 8-bit mode
When read, the content is indeterminate
SMP
Reserved bit Always set to “0”
000
SSH Simultaneous sample and
hold 0 : Disabled
1 : Enabled
Nothing is assigned. Write "0" when writing to these bits.
When read, the value is "0".
Nothing is assigned. Write "0" when writing to these bits.
When read, the value is "0".
1-161
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
A-D Converter
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(1) One-shot mode
In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A-D
conversion. Table 1.50 shows the specifications of one-shot mode. Figure 1.129 shows the A-D con-
trol register in one-shot mode.
Table 1.50. One-shot mode specifications
Figure 1.129. A-D conversion register in one-shot mode
A-D control register 0 (Note 1)
Symbol
Address
When reset
ADCON0
03D6
16
00000XXX
2
b7 b6 b5 b4 b3 b2 b1 b0
Analog input pin select
bit
Bit symbol Bit name Function
CH1
CH2
A-D operation mode
select bit 0
MD0
MD1 Trigger select bit 0 : Software trigger
1 : AD
TRG
trigger
TRG
ADST A-D conversion start flag 0 : A-D conversion disabled
1 : A-D conversion started
Frequency select bit 0 0: f
AD
/4 is selected
1: f
AD
/2 is selected
CKS0
WR
00
A-D control register 1 (Note)
Symbol
Address
When reset
ADCON1
03D7
16
00
16
Bit name FunctionBit symbol
b7 b6 b5 b4 b3 b2 b1 b0
A-D sweep pin
select bit
SCAN0
SCAN1
MD2
BITS 8/10-bit mode select bit 0 : 8-bit mode
1 : 10-bit mode
VCUT
OPA0
Vref connect bit
OPA1
A-D operation mode
select bit 1 0 : Any mode other than repeat sweep
mode 1
1 : Vref connected
External op-amp
connection mode bit 0 0 : ANEX0 and ANEX1 are not used
0 1 : ANEX0 input is A-D converted
1 0 : ANEX1 input is A-D converted
1 1 : External op-amp connection mode
WR
Invalid in one-shot mode
0
0 0 0 : AN
0
is selected
0 0 1 : AN
1
is selected
0 1 0 : AN
2
is selected
0 1 1 : AN
3
is selected
1 0 0 : AN
4
is selected
1 0 1 : AN
5
is selected
1 1 0 : AN
6
is selected
1 1 1 : AN
7
is selected (Note 2)
b2 b1 b0
0 0 : One-shot mode (Note 2)
b4 b3
CH0
b7 b6
1
Note 1: If the A-D control register is rewritten during A-D conversion, the conversion
result is indeterminate.
Note 2: When changing A-D operation mode, set analog input pin again.
Frequency select bit1 0 : f
AD
/2 or f
AD
/4 is selected
1 : f
AD
is selected
CKS1
Note: If the A-D control register is rewritten during A-D conversion, the conversion
result is indeterminate.
Item Specification
Function The pin selected by the analog input pin select bit is used for one-shot A-D conversion
Start condition Writing 1 to A-D conversion start flag
Stop condition Writing 0 to A-D conversion start flag
End of A-D conversion (A-D conversion start flag changes ot 0 , except when exter-
nal trigger is selected).
Interrupt request
generation timing
End of A-D conversion
Input pin One of AN
0
to AN
7
as selected
Reading A-D
converter results
Read A-D register corresponding to selected pin
1-162
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
A-D Converter
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(2) Repeat mode
In repeat mode, the pin selected using the analog input pin select bit is used for repeated A-D conver-
sion. Table 1.51 shows the specifications of repeat mode. Figure 1.130 shows the A-D control register
in repeat mode.
Table 1.51. Repeat mode specifications
Fig. 1.130. A-D conversion register in repeat mode
Item Specification
Function The pin selected by the analog input pin select bit is used for repeated A-D conversion
Start condition Writing 1 to A-D conversion start flag
Stop condition Writing 0 to A-D conversion start flag
Interrupt request
generation timing
None generated
Input pin One of AN
0
to AN
7
as selected
Reading A-D con-
verter results
Read A-D register corresponding to selected pin
A-D control register 0 (Note 1)
Symbol
Address
When reset
ADCON0
03D6
16
00000XXX
2
b7 b6 b5 b4 b3 b2 b1 b0
Analog input pin
select bit
CH0
Bit symbol Bit name Function
CH1
CH2
A-D operation mode
select bit 0
MD0
MD1 Trigger select bit 0 : Software trigger
1 : ADTRG trigger
TRG
ADST A-D conversion start flag 0 : A-D conversion disabled
1 : A-D conversion started
Frequency select bit 0 0 : fAD/4 is selected
1 : fAD/2 is selected
CKS0
WR
A-D control register 1 (Note)
Symbol
Address
When reset
ADCON1
03D7
16
00
16
Bit name FunctionBit symbol
b7 b6 b5 b4 b3 b2 b1 b0
A-D sweep pin
select bit
SCAN0
SCAN1
MD2
BITS 8/10-bit mode select bit 0 : 8-bit mode
1 : 10-bit mode
VCUT
OPA0
Vref connect bit
OPA1
A-D operation mode
select bit 1
1 : Vref connected
External op-amp
connection mode bit
WR
01
Invalid in repeat mode
0
0 0 0 : AN0 is selected
0 0 1 : AN1 is selected
0 1 0 : AN2 is selected
0 1 1 : AN3 is selected
1 0 0 : AN4 is selected
1 0 1 : AN5 is selected
1 1 0 : AN6 is selected
1 1 1 : AN7 is selected (Note 2)
b2 b1 b0
0 1 : Repeat mode (Note 2)
b4 b3
0 0 : ANEX0 and ANEX1 are not used
0 1 : ANEX0 input is A-D converted
1 0 : ANEX1 input is A-D converted
1 1 : External op-amp connection mode
b7 b6
1
Note 1: If the A-D control register is rewritten during A-D conversion, the conversion
result is indeterminate.
Note 2: When changing A-D operation mode, set analog input pin again.
Frequency select bit 1 0 : fAD/2 or fAD/4 is selected
1 : fAD is selected
CKS1
0 : Any mode other than repeat sweep mode 1
Note: If the A-D control register is rewritten during A-D conversion, the conversion
result is indeterminate.
1-163
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
A-D Converter
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(3) Single sweep mode
In single sweep mode, the pins selected using the A-D sweep pin select bit are used for one-by-one A-
D conversion. Table 1.52 shows the specifications of single sweep mode. Figure 1.131 shows the A-
D control register in single sweep mode.
Fig. 1.131. A-D conversion register in single sweep mode
Item Specification
Function The pin selected by the A-D sweep pin select bit are used for one-by-one A-D conversion
Start condition Writing 1 to A-D conversion start flag
Stop condition Writing 0 to A-D conversion start flag
End of A-D conversion (A-D conversion start flag changes ot 0 , except when exter-
nal trigger is selected).
Interrupt request
generation timing
End of A-D conversion
Input pin AN
0
and AN
1
(2 pins), AN
0
and AN
3
(4 pins), AN
0
and AN
5
(6 pins)
,
or AN
0
and AN
1
(8 pins)
Reading A-D
converter results
Read A-D register corresponding to selected pin
A-D control register 0 (Note)
Symbol Address When reset
ADCON0 03D616 00000XXX2
b7 b6 b5 b4 b3 b2 b1 b0
Analog input pin
select bit
CH0
Bit symbol Bit name Function
CH1
CH2
A-D operation mode
select bit 0 1 0 : Single sweep mode
MD0
MD1
Trigger select bit 0 : Software trigger
1 : AD
TRG
trigger
TRG
ADST A-D conversion start flag 0 : A-D conversion disabled
1 : A-D conversion started
Frequency select bit 0 0 : f
AD
/4 is selected
1 : f
AD
/2 is selected
CKS0
WR
A-D control register 1 (Note 1)
Symbol Address When reset
ADCON1 03D716 0016
Bit name FunctionBit symbol
b7 b6 b5 b4 b3 b2 b1 b0
A-D sweep pin select bit
SCAN0
SCAN1
MD2
BITS 8/10-bit mode select bit 0 : 8-bit mode
1 : 10-bit mode
VCUT
OPA0
Vref connect bit
0 : Any mode other than repeat sweep mode 1
OPA1
A-D operation mode
select bit 1
1 : Vref connected
External op-amp
connection mode
bit (Note 2)
WR
10
Invalid in single sweep mode
0
Note 1: If the A-D control register is rewritten during A-D conversion, the conversion result
is indeterminate.
b4 b3
When single sweep and repeat sweep mode 0
are selected
0 0 : AN
0
, AN
1
(2 pins)
0 1 : AN
0
to AN
3
(4 pins)
1 0 : AN
0
to AN
5
(6 pins)
1 1 : AN
0
to AN
7
(8 pins)
b1 b0
0 0 : ANEX0 and ANEX1 are not used
0 1 : ANEX0 input is A-D converted
1 0 : ANEX1 input is A-D converted
1 1 : External op-amp connection mode
b7 b6
1
Note: If the A-D control register is rewritten during A-D conversion, the conversion result
is indeterminate.
Frequency select bit 1 0 : f
AD
/2 or f
AD
/4 is selected
1 : f
AD
is selected
CKS1
Note 2: Neither "01" nor "10" can be selected with the external op-amp connection mode bit.
Table 1.52. Single sweep mode specifications
1-164
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
A-D Converter
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(4) Repeat sweep mode 0
In repeat sweep mode 0, the pins selected using the A-D sweep pin select bit are used for repeat
sweep A-D conversion. Table 1.53 shows the specifications of repeat sweep mode 0. Figure 1.132
shows the A-D control register in repeat sweep mode 0.
Table 1.53. Repeat sweep mode 0 specifications
Fig. 1.132. A-D conversion register in repeat sweep mode 0
Item Specification
Function The pin selected by the A-D sweep pin select bit are used for repeat sweep A-D
conversion
Start condition Writing 1 to A-D conversion start flag
Stop condition Writing 0 to A-D conversion start flag
Interrupt request
generation timing
None generated
Input pin AN
0
and AN
1
(2 pins), AN
0
and AN
3
(4 pins), AN
0
and AN
5
(6 pins)
,
or AN
0
and AN
1
(8 pins)
Reading A-D
converter results
Read A-D register corresponding to selected pin (at any time)
A-D control register 0 (Note)
Symbol
Address
When reset
ADCON0
03D6
16
00000XXX
2
b7 b6 b5 b4 b3 b2 b1 b0
Analog input pin
select bit
CH0
Bit symbol Bit name Function
CH1
CH2
A-D operation mode
select bit 0 1 1 : Repeat sweep mode 0
MD0
MD1
Trigger select bit 0 : Software trigger
1 : AD
TRG
trigger
TRG
ADST A-D conversion start flag 0 : A-D conversion disabled
1 : A-D conversion started
Frequency select bit 0 0 : f
AD
/4 is selected
1 : f
AD
/2 is selected
CKS0
WR
A-D control register 1 (Note 1)
Symbol
Address
When reset
ADCON1
03D7
16
00
16
Bit name FunctionBit symbol
b7 b6 b5 b4 b3 b2 b1 b0
A-D sweep pin select bit
SCAN0
SCAN1
MD2
BITS 8/10-bit mode select bit 0 : 8-bit mode
1 : 10-bit mode
VCUT
OPA0
Vref connect bit
0 : Any mode other than repeat sweep mode 1
OPA1
A-D operation mode
select bit 1
1 : Vref connected
External op-amp
connection mode
bit (Note 2)
WR
11
Invalid in repeat sweep mode 0
0
Note 1: If the A-D control register is rewritten during A-D conversion, the conversion result
is indeterminate.
Note 2: Neither “01” nor “10” can be selected with the external op-amp connection mode bit.
b4 b3
When single sweep and repeat sweep mode 0
are selected
0 0 : AN
0
, AN
1
(2 pins)
0 1 : AN
0
to AN
3
(4 pins)
1 0 : AN
0
to AN
5
(6 pins)
1 1 : AN
0
to AN
7
(8 pins)
b1 b0
0 0 : ANEX0 and ANEX1 are not used
0 1 : ANEX0 input is A-D converted
1 0 : ANEX1 input is A-D converted
1 1 : External op-amp connection mode
b7 b6
1
Note: If the A-D control register is rewritten during A-D conversion, the conversion result
is indeterminate.
Frequency select bit 1 0 : f
AD
/2 or f
AD
/4 is selected
1 : f
AD
is selected
CKS1
1-165
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
A-D Converter
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(5) Repeat sweep mode 1
In repeat sweep mode 1, all pins are used for A-D conversion with emphasis on the pin or pins
selected using the A-D sweep pin select bit. Table 1.54 shows the specifications of repeat sweep
mode 1. Figure 1.133 shows the A-D control register in repeat sweep mode 1.
Table 1.54. Repeat sweep mode 1 specifications
Fig. 1.133. A-D conversion register in repeat sweep mode 1
Item Specification
Function All pins perform repeat sweep A-D conversion, with emphasis on the pin or pins selected
by the A-D sweep pin select bit.
Example: AN
0
selected AN
0
AN
1
AN
0
AN
2
AN
0
AN
3
, etc.
Start condition Writing 1 to A-D conversion start flag
Stop condition Writing 0 to A-D conversion start flag
Interrupt request
generation timing
None generated
Input pin AN
0
(1 pin), AN
0
and AN
1
(2 pins), AN
0
and AN
2
(3 pins)
,
AN
0
and AN
3
(4 pins)
Reading A-D
converter results
Read A-D register corresponding to selected pin (at any time)
A-D control register 0 (Note)
Symbol Address When reset
ADCON0 03D6
16
00000XXX
2
b7 b6 b5 b4 b3 b2 b1 b0
Analog input pin
select bit
CH0
Bit symbol Bit name Function
CH1
CH2
A-D operation mode
select bit 0 1 1 : Repeat sweep mode 1
MD0
MD1
Trigger select bit 0 : Software trigger
1 : AD
TRG
trigger
TRG
ADST A-D conversion start flag 0 : A-D conversion disabled
1 : A-D conversion started
Frequency select bit 0 0 : f
AD
/4 is selected
1 : f
AD
/2 is selected
CKS0
WR
A-D control register 1 (Note 1)
Symbol Address When reset
ADCON1 03D7
16
00
16
Bit name FunctionBit symbol
b7 b6 b5 b4 b3 b2 b1 b0
A-D sweep pin select bit
SCAN0
SCAN1
MD2
BITS 8/10-bit mode select bit 0 : 8-bit mode
1 : 10-bit mode
VCUT
OPA0
Vref connect bit
1 : Repeat sweep mode 1
OPA1
A-D operation mode
select bit 1
1 : Vref connected
External op-amp
connection mode
bit (Note 2)
WR
11
Invalid in repeat sweep mode 1
1
Note 1: If the A-D control register is rewritten during A-D conversion, the conversion result
is indeterminate.
Note 2: Neither ‘01’ nor ‘10’ can be selected with the external op-amp connection mode bit.
b4 b3
When repeat sweep mode 1 is selected
0 0 : AN
0
(1 pin)
0 1 : AN
0
, AN
1
(2 pins)
1 0 : AN
0
to AN
2
(3 pins)
1 1 : AN
0
to AN
3
(4 pins)
b1 b0
0 0 : ANEX0 and ANEX1 are not used
0 1 : ANEX0 input is A-D converted
1 0 : ANEX1 input is A-D converted
1 1 : External op-amp connection mode
b7 b6
1
Note: If the A-D control register is rewritten during A-D conversion, the conversion result
is indeterminate.
Frequency select bit 1 0 : f
AD
/2 or f
AD
/4 is selected
1 : f
AD
is selected
CKS1
1-166
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
A-D Converter
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(a) Sample and hold
Sample and hold is selected by setting bit 0 of the A-D control register 2 (address 03D416) to “1”. When
sample and hold is selected, the speed of conversion increases. As a result, a 28 fAD cycle is achieved with 8-
bit resolution and 33 fAD with 10-bit resolution. Sample and hold can be selected in all modes. However, in all
modes, be sure to specify before starting A-D conversion whether sample and hold is to be used.
(b) Extended analog input pins
In one-shot mode and repeat mode, the input via the extended analog input pins ANEX0 and ANEX1 can also
be converted.
When bit 6 of the A-D control register 1 (address 03D716) is “1” and bit 7 is “0”, input via ANEX0 is con-
verted. The result of conversion is stored in A-D register 0.
When bit 6 of the A-D control register 1 (address 03D716) is “0” and bit 7 is “1”, input via ANEX1 is con-
verted. The result of conversion is stored in A-D register 1.
(c) External operation amp connection mode
In this mode, multiple external analog inputs via the extended analog input pins, ANEX0 and ANEX1, can be
amplified together by just one operation amp and used as the input for A-D conversion.
When bit 6 of the A-D control register 1 (address 03D716) is “1” and bit 7 is “1”, input via AN0 to AN7 is output
from ANEX0. The input from ANEX1 is converted from analog to digital and the result stored in the corre-
sponding A-D register. The speed of A-D conversion depends on the response of the external operation amp.
Do not connect the ANEX0 and ANEX1 pins directly. Figure 1.134 is an example of how to connect the pins
in external operation amp mode.
Fig. 1.134. Example of external op-amp connection mode
Analog
input
External op-amp
AN0
AN7
AN1
AN2
AN3
AN4
AN5
AN6
ANEX1
ANEX0
Resistor ladder
Successive conversion register
Comparator
1-167
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
A-D Converter
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(6) Operation of Simultaneous Sample and Hold Mode (SSH)
AN1 is sampled exactly the same time as the sampling ofAN0. The actual conversion occurs when a conver-
sion of AN1 is specifically requested. The request can be implicit as a part of a sweep mode or can be explicit
by writing an appropriate value to ADCON0. The conversion of input 1 must be completed within 33µs after
AN0 conversion is started.
A-D Usage Precautions
(1) Write to each bit (except bit 6) of A-D control register 0, to each bit of A-D control register 1, and to
bit 0 and 7 of A-D control register 2 when A-D conversion is stopped before a trigger occurs.
In particular, when the Vref connection bit is changed from “0” to “1”, start A-D conversion after an elapse of 1
µs or longer.
(2) When changing A-D operation mode, select analog input pin again.
(3) Using one-shot mode or single sweep mode
Read the correspondence A-D register after confirming A-D conversion is finished. (It is known by A-D conver-
sion interrupt request bit.)
(4) Using repeat mode, repeat sweep mode 0 or repeat sweep mode 1
Use the undivided main clock as the internal CPU clock.
(5) Use SSH only in conjunction with SMP at 33µs.
1-168
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
D-A Converter
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
D-A Converter
This is an 8-bit, R-2R type D-A converter. The microcomputer contains two independent D-A convert-
ers of this type. D-A conversion is performed when a value is written to the corresponding D-A register.
Bits 0 and 1 (D-A output enable bits) of the D-A control register decide if the result of conversion is to be
output. Do not set the target port to output mode if D-A conversion is to be performed.
Output analog voltage (V) is determined by a set value (n : decimal) in the D-A register.
V = Vref X n/ 256 (n = 0 to 255)
Vref : reference voltage
Table 1.55 lists the performance of the D-A converter. Figure 1.135 shows the block diagram of the D-
A converter. Figure 1.136 shows the D-A control register. Figure 1.137 shows the D-A converter
equivalent circuit.
Table 1.55. Performance of D-A converter
Fig. 1.135. Block diagram of D-A converter
P9
3
/DA
0
P9
4
/DA
1
Data bus low-order bits
D-A register0 (8)
R-2R resistor ladder
D-A0 output enable bit
D-A register1 (8)
R-2R resistor ladder
D-A1 output enable bit
(Address 03D8
16
)
(Address 03DA
16
)
Item Performance
Conversion Method R-2R
Resolution 8 bits
Analog output pin 2 channels
1-169
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
D-A Converter
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.136. D-A control register
Fig. 1.137. D-A converter equivalent circuit
D-A control register
Symbol
Address
When reset
DACON
03DC
16
00
16
b7 b6 b5 b4 b3 b2 b1 b0
D-A0 output enable bit DA0E
Bit symbol Bit name Function R W
0 : Output disabled
1 : Output enabled
D-A1 output enable bit 0 : Output disabled
1 : Output enabled
DA1E
D-A register
Symbol
Address
When reset
DAi (i = 0,1)
03D8
16
,
03DA
16
Indeterminate
WR
b7 b0
Function
Output value of D-A conversion
Nothing is assigned.
Write "0" when writing to these bits. If read, the value is "0".
V
REF
AV
SS
2R
R
2R
R
2R
R
2R
R
2R
R
2R
R
2R
R
2R
2R
DA0
MSB LSB
D-A0 output enable bit
"0"
"1"
D-A0 register0
Note 1: The above diagram shows an instance in which the D-A register is assigned 2A
16
.
Note 2: D-A1 is equivalent to this circuit.
Note 3: To reduce the current consumption when the D-A converter is not used, set the D-A output enable bit to 0
and set the D-A register ot 0016 so that no current flows in the resistors Rs and 2Rs.
1-170
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CRC Calculation Circuit
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
CRC Calculation Circuit
The Cyclic Redundancy Check (CRC) calculation circuit detects an error in data blocks. The microcom-
puter uses a generator polynomial of CRC_CCITT (X16 + X12 + X5 + 1) to generate CRC code.
The CRC code is a 16-bit code generated for a block of a given data length in multiples of 8 bits. The CRC
code is set in a CRC data register each time one byte of data is transferred to a CRC input register after
writing an initial value into the CRC data register. Generation of CRC code for one byte of data is completed
in two machine cycles.
Figure 1.138 shows the block diagram of the CRC circuit. Figure 1.139 shows the CRC-related registers.
Figure 1.140 shows the calculation example using the CRC calculation circuit
Fig. 1.138. Block diagram of CRC circuit
Fig. 1.139. CRC-related registers
Eight low-order bits Eight high-order bits
Data bus high-order bits
Data bus low-order bits
CRC data register (16)
CRC input register (8)
CRC code generating circuit
x
16
+ x
12
+ x
5
+ 1
(Addresses 03BD
16
, 03BC
(Address 03BE
16
)
16
)
Symbol
Address
When reset
CRCD
03BD
16
, 03BC
16
Indeterminate
b7 b0 b7 b0
(b15) (b8)
CRC data register
WR
CRC calculation result output register
Function Values that
can be set
0000
16
to FFFF
16
Symbo
Address
When reset
CRCIN
03BE16
Indeterminate
b7 b0
CRC input register
WR
Data input register
Function Values that
can be set
00
16
to FF
16
1-171
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CRC Calculation Circuit
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.140. Calculation example using the CRC calculation circuit
b15 b0
(1) Setting 0000
16
CRC data register CRCD
[03BD
16
, 03BC
16
]
b0b7
b15 b0
(2) Setting 01
16
CRC input register CRCIN
[03BE
16
]
2 cycles
After CRC calculation is complete
CRC data register CRCD
[03BD
16
, 03BC
16
]
1189
16
Stores CRC code
b0b7
b15 b0
(3) Setting 23
16
CRC input register CRCIN
[03BE
16
]
After CRC calculation is complete
CRC data register CRCD
[03BD
16
, 03BC
16
]
0A41
16
Stores CRC code
The code resulting from sending 0116 in LSB first mode is (1000 0000). Thus the CRC code in the generating polynomial,
(X16 + X12 + X5 + 1), becomes the remainder resulting from dividing (1000 0000) X 16 by (1 0001 0000 0010 0001) in
conformity with the modulo-2 operation.
Thus the CRC code becomes (1001 0001 1000 1000). Since the operation is in LSB first mode, the (1001 0001 1000 1000)
corresponds to 118916 in hexadecimal notation. If the CRC operation in MSB first mode is necessary in the CRC operation
circuit built in the M16C, switch between the LSB side and the MSB side of the input-holding bits, and carry out the CRC
operation. Also switch between the MSB and LSB of the result as stored in CRC data.
1 0001 0000 0010 0001 1000 0000 0000 0000 0000 0000
1000 1000 0001 0000 1
1000 0001 0000 1000 0
1000 1000 0001 0000 1
1001 0001 1000 1000
1000 1000
LSB MSB
LSB MSB
98 1 1
Modulo-2 operation is
operation that complies
with the law given belo w .
0 + 0 = 0
0 + 1 = 1
1 + 0 = 1
1 + 1 = 0
-1 = 1
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
I/O Ports
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
1-172
Programmable I/O Ports
There are 55 programmable I/O ports: P3 to P10 (excluding P5, P83 and P87). Each port can be set indepen-
dently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set.
P83 is an input-only port and has no built-in pull-up resistance. P70 and P71 do not have pull up resistors.
Figures 1.141 to 1.143 show the programmable I/O ports. Figure 1.144 shows the I/O pins. Each pin functions
as a programmable I/O port and as the I/O for the built-in peripheral devices.
To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input
mode. When the pins are used as the outputs for the built-in peripheral devices (other than the D-A converter),
they function as outputs regardless of the contents of the direction registers. When pins are to be used as the
outputs for the D-A converter, do not set the direction registers to output mode. See the descriptions of the
respective functions for how to set up the built-in peripheral devices.
(1) Direction registers
Figure 1.145 shows the direction registers.
These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers
corresponds one for one to each I/O pin.
(2) Port registers
Figure 1.146 shows the port registers.
These registers are used to write and read data for input and output to and from an external device. A port
register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port
registers corresponds one for one to each I/O pin.
(3) Pull-up control registers
Figure 1.147 shows the pull-up control registers.
The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are
set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for
input.
1-173
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
I/O Ports
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.141. Programmable I/O ports (1)
P3, P4
Port latch
Direction register
Data bus
Segment output
DQ
CK
“1”
“1”
Interface logic
level shift circuit
LCD drive timing
Port/segment
Port ON/OFF
VL3/VCC VL2/VCC VL3/VCC
VL2/VSS
Timer A
overflow
P62, P 6 6,
Port latch
Pull-up selection
Direction register
Data bus
P77, P82,
P86, P91, P97
Port latch
Pull-up selection
Direction register
Data bus
Input respective peripheral functions
P6
0
, P6
1,
P6
3
, P6
4
,
P6
5
, P6
7,
P7
2
, P7
3
,
P7
4
, P7
5
, P7
6
, P7
7
,
P8
0
, P 8
1
, P 8
2
,
“1”
Output
P9
0
, P9
2-4
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
I/O Ports
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
1-174
Fig. 1.142. Programmable I/O ports (2)
Direction register
Port latch
Data bus
Input respective peripheral functions
“1”
Output
P7
0
to P7
1
NMI interrupt input
Data bus
P8
3
P100 to P105
Port latch
Pull-up selection
Direction register
Data bus
Analog input
Pull-up selection
Direction register
Port latch
Analog input
Data bus
Input to respective peripheral functions
P9
5
, P 9
6,
P10
6
, P10
7
“1”
Output
(Note)
Note : symbolizes a parasitic diode.
Do not apply a voltage higher than Vcc to each port.
1-175
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
I/O Ports
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.143. Programmable I/O ports (3)
Fig. 1.144. I/O pins
Port latch
Pull-up selection
Direction register
Data bus
Analog output
P
9
3, P
9
4
VSS
VL3
VL2
VL1
The gate input signal of each
transistor is controlled by the
LCD duty ratio and the bias
value.
COM0 TO COM3, SEG0 TO SEG
23
D-A output enabled
D-A output enabled
Input to respective peripheral functions
Note : symbolizes a parasitic diode.
Do not apply a voltage higher than Vcc to each pin.
(Note)
CNV
SS
CNV
SS
signal input
RESET RESET signal input
Note : symbolizes a parasitic diode.
(Note)
(Note)
Do not apply a voltage higher than Vcc to each pin.
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
I/O Ports
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
1-176
Fig. 1.145. Direction register
Fig. 1.146. Port register
Bit symbol Bit name Function R W
PDi_0 Port Pi
0
direction register
PDi_1 Port Pi
1
direction register
PDi_2 Port Pi
2
direction register
PDi_3 Port Pi
3
direction register
PDi_4 Port Pi
4
direction register
PDi_5 Port Pi
5
direction register
PDi_6 Port Pi
6
direction register
PDi_7 Port Pi
7
direction register
Port Pi direction register (Note)
b7 b6 b5 b4 b3 b2 b1 b0 Symbol
PDi (i = 3 to 10, except 5 and 8) Address
03E716, 03EA16, 03EE16,
03EF16, 03F316, 03F616
When reset
0016
Note: Set bit 2 of protect register (address 000A 16 to “1” before rewriting to
the port P9 direction register .
0 : Input mode
(Functions as an input port)
1 : Output mode
(Functions as an output port)
(i = 3, 4, 6, 7, 9, 10)
b7 b6 b5 b4 b3 b2 b1 b0
Port P8 direction register
Bit symbol Bit name Function R W
PD8_0 Port P8
0
direction register
PD8_1 Port P8
1
direction register
PD8_2 Port P8
2
direction register
PD8_4 Port P8
4
direction register
PD8_5 Port P8
6
direction register
PD8_6 Port P8
7
direction register
Nothing is assigned.
Write “0" when writing to this bit. When read, the value is indeterminate.
0 : Input mode
(Functions as an input port)
1 : Output mode
(Functions as an output port)
Symbol
PD8 Address
03F216 When reset
00X000002
Nothing is assigned.
Write “0" when writing to this bit. When read, the value is indeterminate.
_ _
Bit symbol Bit name Function R W
Pi_0 Port Pi 0 register
Pi_1 Port Pi 1 register
Pi_2 Port Pi 2 register
Pi_3 Port Pi 3 register
Pi_4 Port Pi 4 register
Pi_5 Port Pi 5 register
Pi_6 Port Pi 6 register
Pi_7 Port Pi 7 register
Port Pi register
b7 b6 b5 b4 b3 b2 b1 b0 Symbol
Pi (i = 3 to 10, except 5 and 8) Address
03E516, 03E816, 03EC16,
03ED16, 03F116, 03F416
When reset
Indeterminate
Data is input and output to and from
each pin by reading and writing to
and from each corresponding bit
0 : “L” level data
1 : “H” level data (Note)
(i = 3, 4, 6, 7, 9, 10)
Bit symbol Bit name Function R W
P8_0 Port P80 register
P8_1 Port P81 register
P8_2 Port P82 register
P8_3 Port P83 register
P8_4 Port P84 register
P8_5 Port P85 register
P8_6 Port P86 register
Nothing is assigned.
Write “0” when writing to this bit. When read, the value is indeterminate.
Port P8 register
b7 b6 b5 b4 b3 b2 b1 b0 Symbol
P8 Address
03F016 When reset
Data is input and output to and from
each pin by reading and writing to
and from each corresponding bit
except for P8
3
)
0 : “L” level data
1 : “H” level data
X000000016
Note: Because P7 and P7
1
are n-channel open drain ports, the data are high impedance.
1-177
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
I/O Ports
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.147. Pull-up register
Pull-up control register 0
Symbol Address When reset
PUR0 03FC16 0016
Bit name Function Bit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
PU06 P30 to P33 pull-up
PU07 P34 to P37 pull-up
The corresponding port is pulled
high with a pull-up resistor
0 : Not pulled high
1 : Pulled high
Pull-up control register 1
Symbol Address When reset
PUR1 03FD16 0016 (Note 1)
Bit name Function Bit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
PU10 P40 to P43 pull-up
PU11 P44 to P47 pull-up
PU14 P60 to P63 pull-up
PU15 P64 to P67 pull-up
PU16 P72,
pull-up (Note 2)
PU17 P74 to P77 pull-up
The corresponding port is pulled
high with a pull-up resistor
0 : Not pulled high
1 : Pulled high
Note 1: When the VCC level is being impressed to the CNVSS terminal, this register becomes
to 0216 when reset (PU11 becomes to “1”).
Pull-up control register 2
Symbol Address When reset
PUR2 03FE16 0016
Bit name FunctionBit symbol WR
b7 b6 b5 b4 b3 b2 b1 b0
PU20 P80 to P82 pull-up
PU21 P84 to P86 pull-up
(Except P83)
PU22 P90 to P93 pull-up
PU23 P94 to P97 pull-up
PU24 P100 to P103 pull-up
PU25 P104 to P107 pull-up
Nothing is assigned.
The corresponding port is pulled
high with a pull-up resistor
0 : Not pulled high
1 : Pulled high
XXXXXX
O O
O O
O O
Nothing is assigned. Write "0" when
writing to these bits.
O O
P73
Write "0" when writing to these bits. When read, the value is indeterminate.
Nothing is assigned. Write "0"
when writing to these bits
Note 2: Because P70 and P71 are n-channel open-drain ports, the pull up is not available.
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
I/O Ports
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
1-178
Unused Pins
Table 1.56. Example of connections for unused pins
Fig. 1.148. Example of connections for unused pins
Note: With external clock input to Xin pin.
Pin Name Connection
Ports P3 to P10
(excluding P5, P83, P87)
After setting for input mode, enable internal pull-up resistors or connect every pin to Vss
cia a resistor. Or, after setitng for output mode, leave these pins open.
Xout (Note) Open
NMI Connect to Vcc via pull-up resistor
AVcc Connect Vcc
AVss, VREF Connect to Vss
C1, C2 Open
VL2, VL3 Connect to Vcc
VL1 Connect to Vss
CNVss Connect to Vss via pull-up resistor
COM0 to COM3Open
SEG0 to SEG23 Open
Port P3 to P10 (except for P5, P83)
(Input mode)
·
·
·
(Input mode)
(Output mode)
NMI
XOUT
AVCC
AVSS
VREF
Microcomputer
VCC
VSS
Open
Open
·
·
·
VL3
VL2
VL1
Open
CNVss
C1, C2
Open
Open
Open
Xcout
COM0 to COM3
SEG0 to SEG23
1-179
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Electrical Characteristics
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Electrical Characteristics
Table 1.57. Absolute maximum ratings
Symbol Parameter Condition Rated Value Unit
Vcc Supply voltage Vcc=AVcc -0.3 to 6.5 V
AVcc Analog supply voltage Vcc=AVcc -0.3 to 6.5 V
V
I
Input voltage RESET, , P3
0
to P3
7
, P4
0
to P4
7
,
P6
0
to P6
7
, P7
2
to P7
7
, P8
0
to P8
6
,
P9
0
to P9
7
, P10
0
to P10
7
, Vref,
Xin, CNVss (mask ROM version)
-0.3 to Vcc + 0.3 V
VL1 -0.3 to VL2 V
VL2 VL1 to VL3 V
VL3 VL2 to 6.5 V
P7
0
, P7
1
, C1, C2, CNVss (flash
memory version)
-0.3 to 6.5 V
V
O
Output voltage P6
0
to P6
7
, P7
2
to P7
7
, P8
0
to P8
2
,
P8
4
to P8
6
, P9
0
to P9
7
, P10
0
to
P10
7
, Xout
-0.3 to Vcc + 0.3 V
P3
0
to P3
7
, P4
0
to P4
7
When output port -0.3 to Vcc V
When segment
output
-0.3 to VL3 V
P7
0
, P7
1,
CNVss (mask ROM ver-
sion)
-0.3 to 6.5 V
Pd Power dissipation Ta=25
o
C300 mW
Topr Operating ambient temperature -40 to 85
o
C
Tstg Storage temperature -65 to 150
o
C
1-180
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Electrical Characteristics
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.58. Recommended operating conditions (referrenced to Vcc = 2.7 to 5.5V at Ta = -20 to 85°C or -
40 to 85°C (Note 3) unless othewise specified)
Symbol Parameter
Standard
Unit
Min Typ. Max
Vcc Supply voltage 2.7 5.0 5.5 V
AVcc Analog supply voltage Vcc V
Vss Supply voltage 0V
Avss Analog supply voltage 0V
V
IH
High Input
voltage Xin, RESET, CNVss, BYTE, P3
1
to P3
7
, P4
0
to P4
7
, P6
0
to P6
7
,
P7
0
to P7
7
, P8
0
to P8
6
, P9
0
to P9
7
, P10
0
to P10
7
0.8
Vcc Vcc V
P70, P71 0.8
Vcc 6.5 V
V
IL
Low input
voltage Xin, RESET, CNVss, P3
0
to P3
7
, P4
0
to P4
7
, P6
0
to P6
7
,P7
0
to
P7
7
, P8
0
to P8
6
, P9
0
to P9
7
, P10
0
to P10
7
0 0.2 Vcc V
I
OH
(peak)
High peak
output current (Note 2) P3
0
to P3
7
, P4
0
to P4
7
, P6
0
to P6
7
, P7
2
to P7
7
, P8
0
to P8
2
, P8
4
to P8
6
, P9
0
to P9
7
, P10
0
to P10
7
-10.0 mA
I
OH
(avg)
High average
output current (Note 1) P3
0
to P3
7
, P4
0
to P4
7
, P6
0
to P6
7
, P7
2
to P7
7
, P8
0
to P8
2
, P8
4
to P8
6
, P9
0
to P9
7
, P10
0
to P10
7
-5.0 mA
I
OL
(peak)
Low peak output
current (Note 2) P3
0
to P3
7
, P4
0
to P4
7
, P6
0
to P6
7
, P7
2
to P7
7
, P8
0
to P8
2
, P8
4
to P8
6
, P9
0
to P9
7
, P10
0
to P10
7
10.0 mA
I
OL
(avg)
Low average output
current (Note 1) P3
0
to P3
7
, P4
0
to P4
7
, P6
0
to P6
7
, P7
2
to P7
7
, P8
0
to P8
2
, P8
4
to P8
6
, P9
0
to P9
7
, P10
0
to P10
7
5.0 mA
f(Xin) Main clock input
oscillation frequency
(Note 3)
No wait Vcc=TBD to 5.5V 0 16 MHz
Vcc=2.7V to TBD 0 TBD MHz
With Wait Vcc=TBD to 5.5V 0 16 MHz
Vcc=2.7V to TBD 0 TBD MHz
f(Xcin) Subclock oscillation frequency 32.768 50 KHz
Note 1: The average output current is the mean value within 100ms.
Note 2: The total I
OL
(peak) and I
OH
(peak) fo ports P3, P4, P6, P7, P8
0
to P8
2
, P8
4
to P8
6
, P9 and P10
must be 80 mA max.
Note 3: Relationship between main clock oscillation frequency and supply voltage.
Main clock input oscillation frequency
(Mask ROM version, Flash memory 5V version,
no wait)
16.0
TBD
0.0 2.7 TBD 5.5
Operating maximum
frequency
[MH
Z
]
Supply voltage
[V]
(BCLK: no division)
TBD
Main clock input oscillation frequency
(Mask ROM version, Flash memory 5V
version, with wait)
16.0
TBD
0.0 2.7 TBD 5.5
Operating maximum
frequency
[MH
Z
]
Supply voltage
[V]
(BCLK: no division)
TBD
1-181
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Electrical Characteristics
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.59. Electrical characteristics (referenced to Vcc = 5V, Vss = 0V at Ta = 25°C, f(Xin) = 16MHz
unless otherwise specified.
Symbol Parameter Measuring condition
Standard
Unit
Min Typ. Max
V
OH
High
output
voltage
P3
0
to P3
7
, P4
0
to P4
7
, P6
0
to
P6
7
, P7
0
to P7
7
, P8
0
to P8
2
, P8
4
to P8
6
, P9
0
to P9
7
, P10
0
to P10
7
I
OH
=-5mA 3.0 V
V
OH
High
output
voltage
P3
0
to P3
7
, P4
0
to P4
7
, P6
0
to
P6
7
, P7
0
to P7
7
, P8
0
to P8
2
, P8
4
to P8
6
, P9
0
to P9
7
, P10
0
to P10
7
I
OH
=-200µA 4.7 V
V
OH
High out-
put
voltage
Xout High power I
OH
=-1mA 3.0 V
Low power I
OH
=-0.5mA 3.0 V
High
output
voltage
Xcout High power With no load applied 3.0 V
Low power With no load applied 1.6 V
V
OL
Low
output
voltage
P3
0
to P3
7
, P4
0
to P4
7
, P6
0
to
P6
7
, P7
0
to P7
7
, P8
0
to P8
2
, P8
4
to P8
6
, P9
0
to P9
7
, P10
0
to P10
7
I
OL
=-5mA 2.0 V
V
OL
Low
output
voltage
P3
0
to P3
7
, P4
0
to P4
7
, P6
0
to
P6
7
, P7
0
to P7
7
, P8
0
to P8
2
, P8
4
to P8
6
, P9
0
to P9
7
, P10
0
to P10
7
I
OL
=-200µA 0.45 V
V
OL
Low
output
voltage
Xout High power I
OL
=-1mA 2.0 V
Low power I
OL
=-0.5mA 2.0 V
Low
output
voltage
Xcout High power With no load applied 0 V
Low power With no load applied 0 V
V
T
+ - V
T
- Hysteresis TA0in to TA4in, TA0in to TB3in,
INT0 to INT5, AD
TRG
, CTS0,
CTS1, CLK0, CLK1, TA2out to
TA4out, NMI, KI0 to KI4
0.2 0.8 V
V
T
+ - V
T
- Hysteresis RESET 0.2 1.8 V
I
IH
High input
current Xin, RESET, CNVss, P3
0
to
P3
7
, P4
0
to P4
7
, P6
0
to P6
7
, P7
0
to P7
7
, P8
0
to P8
6
, P9
0
to P9
7
,
P10
0
to P10
7
V
I
=5V 5.0 µA
I
IL
Low input
current Xin, RESET, CNVss, P3
0
to
P3
7
, P4
0
to P4
7
, P6
0
to P6
7
, P7
0
to P7
7
, P8
0
to P8
6
, P9
0
to P9
7
,
P10
0
to P10
7
V
I
=0V -5.0 µA
R
PULLUP
Pull-up
resistance P3
0
to P3
7
, P4
0
to P4
7
, P6
0
to
P6
7
, P7
0
to P7
7
, P8
0
to P8
2
, P8
4
to P8
6,
P9
0
to P9
7
, P10
0
to P10
7
V
I
=0V 30.0 50.0 167.0 kΩ
R
f(Xin)
Feedback resistance Xin 1.0 MΩ
R
f(Xcin)
Feedback resistence Xcin 6.0 MΩ
V
RAM
RAM retention voltage When clock is stopped 2.0 V
Icc Power supply current
Mask ROM versions f(Xin) =16 MHz
Square wave, no
division
30.0 50.0 mA
Flash memory 5V
version f(Xin) =16 MHz
Square wave, no
division
35.0 50.0 mA
Mask ROM versions f(Xcin) =32 kHz
Square wave 90.0 µA
Flash memory 5V
version f(Xcin) =32 kHz
Square wave 8.0 mA
f(Xcin) =32 kHz
When a WAIT
instruction is
executed
4.0 µA
Ta =25
o
C
when clock is
stopped
1.0
µA
Ta = 85
o
C when
clock is stopped
20.0
V
L1
Supply boltage (VL1) When voltage multiplier is used 1.3 1.7 2.1 V
I
L1
Power supply current (VL1) VL1 = 1.7V, f(LCDCK) = 200 kHz 3.0 TBD µA
1-182
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Electrical Characteristics
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.60. A-D conversion characterisitics (referenced to Vcc = AVcc + Vref = 5V, Vss = AVss = 0V at Ta
= 25°C, f(Xin) = 16MHz unless otherwise specified)
Table 1.61. D-A conversion characteristics (referenced to Vcc = 5V, Vss = AVss = 0V, Vref = 5V at Ta =
25°C, f(Xin) = 16MHz unless otherwise specified)
Symbol Parameter Measuring Condition
Standard
Unit
Min. Typ. Max.
_ Resolution Vref = Vcc 10 Bits
_ Absolute
Accuracy
Sample & Hold function
not available
Vref = Vcc = 5V +/-3 LSB
Sample & Hold function
available (10 bit)
Vref = Vcc = 5V AN
0
to AN
7
input +/-3 LSB
ANEX0, ANEX1
input, external
op-amp
connection mode
+/-7 LSB
Sample & Hold function
available (8 bit)
Vref = Vcc = 5V +/-2 LSB
R
LADDER
Ladder resistence Vref = Vcc 10 40 kΩ
t
CONV
Conversion time (10 bit) 3.3 µs
t
CONV
Converstion time (8 bit) 2.8 µs
t
SAMP
Sampling time 0.3 µs
Vref Reference voltage 2 Vcc V
V
IA
Analog input voltage 0 Vref V
Note: This applies when using one D-A converter, with the D-A register. The unused D-A converter is set to 00
16
.
The A-D converter s ladder resistance is not included.
When the Vref is disconnected at the A-D control register, IVref is sent.
Symbol Parameter Measuring
Condition
Standard
Unit
Min. Typ. Max.
_ Resolution 8 Bits
_ Absolute Accuracy 1.0 %
t
SU
Settling time 3 µs
R
O
Output resistance 4 10 20 kΩ
I
Vref
Reference power supply input current (Note) 1.5 mΑ
1-183
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Electrical Characteristics
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.62 External clock input
Table 1.63. Timer A input (counter input in event counter mode)
Table 1.64. Timer A input (gating input in timer mode)
Table 1.65. Timer A input (external trigger input in one-shot timer mode)
Timing requirements (referenced to Vcc = 5V, Vss = 0V at Ta = 25° C unless otherwise stated)
Symbol Parameter
Standard
Unit
Min. Max.
t
C
External clock input cycle time 62.5 ns
t
W
(H) External clock input HIGH pulse width 25 ns
t
W
(L) External clock input LOW pulse width 25 ns
t
r
External clock rise time 15 ns
t
f
External clock fall time 15 ns
Symbol Parameter
Standard
Unit
Min. Max.
tC(TA) TAiIN input cycle time 100 ns
tW(TAH) TAiIN input HIGH pulse width 40 ns
tW(TAL) TAiIN input LOW pulse width 40 ns
Symbol Parameter
Standard
Unit
Min. Max.
tC(TA) TAiIN input cycle time 400 ns
tW(TAH) TAiIN input HIGH pulse width 200 ns
tW(TAL) TAiIN input LOW pulse width 200 ns
Symbol Parameter
Standard
Unit
Min. Max.
tC(TA) TAiIN input cycle time 200 ns
tW(TAH) TAiIN input HIGH pulse width 100 ns
tW(TAL) TAiIN input LOW pulse width 100 ns
1-184
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Electrical Characteristics
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.66. Timer A input (external trigger input in pulse width modulation mode)
Table 1.67. Timer A input (up/down input in event counter mode)
Table 1.68. Timer B input (counter input in event counter mode)
Table 1.69. Timer B input (pulse period measurement mode)
Symbol Parameter
Standard
Unit
Min. Max.
t
W
(TAH) TAiIN input HIGH pulse width 100 ns
t
W
(TAL) TAiIN input LOW pulse width 100 ns
Symbol Parameter
Standard
Unit
Min. Max.
tC(UP) TAiOUT input cycle time 2000 ns
tW(UPH) TAiOUT input HIGH pulse width 1000 ns
tW(UPL) TAiOUT input LOW pulse width 1000 ns
tSU(UP-TIN) TAiOUT input setup time 400 ns
th(TIN-UP) TAiOUT input hold time 400 ns
Symbol Parameter
Standard
Unit
Min. Max.
tC(TB) TBiIN input cycle time (counted on one edge) 100 ns
tW(TBH) TBiIN input HIGH pulse width (counted on one edge) 40 ns
tW(TBL) TBiIN input LOW pulse width (counted on one edge) 40 ns
tC(TB) TBiIN input cycle time (counted on both edges) 200 ns
tW(TBH) TBiIN input HIGH pulse width (counted on both edges) 80 ns
tW(TBL) TBiIN input HIGH pulse width (counted on both edges) 80 ns
Symbol Parameter
Standard
Unit
Min. Max.
tC(TB) TBiIN input cycle time 400 ns
tW(TBH) TBiIN input HIGH pulse width 200 ns
tW(TBL) TBiIN input LOW pulse width 200 ns
1-185
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Electrical Characteristics
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.70. Timer B input (pulse width measurement mode)
Table 1.71. A-D trigger input
Table 1.72 Serial I/O
Table 1.73. External interrupt INTi inputs
Timing requirements (referenced to Vcc = 5V, Vss = 0V at Ta = 25° C unless otherwise stated)
Symbol Parameter
Standard
Unit
Min. Max.
tC(TB) TBiIN input cycle time 400 ns
tW(TBH) TBiIN input HIGH pulse width 200 ns
tW(TBL) TBiIN input LOW pulse width 200 ns
Symbol Parameter
Standard
Unit
Min. Max.
tC(TB) TBiIN input cycle time 400 ns
tW(TBH) TBiIN input HIGH pulse width 200 ns
tW(TBL) TBiIN input LOW pulse width 200 ns
Symbol Parameter
Standard
Unit
Min. Max.
t
C
(CK) CLKi input cycle time 200 ns
t
W
(CKH) CLKi input HIGH pulse width 100 ns
t
W
(CKL) CLKi input LOW pulse width 100 ns
t
d
(C-Q) TxDi output delay time 80 ns
t
h
(D-C) TxDi hold time 0 ns
t
SU
(D-C) RxDi input setup time 30 ns
t
h
(C-D) RxDi input hold time 90 ns
Symbol Parameter
Standard
Unit
Min. Max.
tW(INH) INTi input HIGH pulse width 250 ns
tW(INL) INTi input LOW pulse width 250 ns
1-186
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Description (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Flash Memory
The M30222 (flash memory version) has an internal new DINOR (Divided bit line NOR) flash memory
that can be rewritten with a single power source. Three flash memory modes are available that read,
program, and erase: parallel I/O and standard serial I/O modes that flash memory manipulates using a
programmer, and a CPU rewrite mode that flash memory can manipulate using the Central Processing
Unit (CPU). Each mode is detailed in the following pages.
The flash memory is divided into several block as shown in Figure 1.149 so that memory can be erased
one block at a time. Each block has a lock bit to enable or disable execution of an erase or program
operation, allowing data in each block to be protected.
In addition to the ordinary user ROM area to store a microcomputer operation control program, the flash
memory has a boot ROM area that is used to store a program to control rewriting in CPU rewrite and
standard serial I/O modes. This boot ROM area has had a standard serial I/O mode control program
stored in it when shipped from the factory. However, the user can write a rewrite control program in this
area that suits the users application system. This boot ROM area can be rewritten in only parallel I/O
mode.
Outline Performance
Table 1.74 shows the outline performance of the M30222 (flash memory version).
Table 1.74. Outline performance
Note: The boot area contains a standard serial I/O control mode control program stored in it when it is
shipped from the factory. This area can be erassed and programmed in paralell I/O mode only.
Item Performance
Erase/Write voltage 2.7 to 5.5V
Flash memory operation mode Three modes: CPU rewrite, parallel I/O, standard serial
Erase block division User ROM area See Fig. 1.149
Boot ROM area One division (8 Kbytes) (Note)
Program method uses word units
Erase method Collective erase/block erase
Program/erase control method Program/erase control by software command
Number of Commands 8
Program/erase count 100
ROM code protect Parallel I/O and standard serial modes are supported.
1-187
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Description (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Figure 1.149. Block diagram of flash memory version
7D00016
7E00016
7FFFF16
8000016
BFFFF16
Block 8 : 4 Kbytes
Block 7 : 64 Kbytes
Block 6 : 64 Kbytes
Block 5 : 64 Kbytes
Block 4 : 32 Kbytes
Block 3 : 24 KbytesBlock 3 : 24 Kbytes
Block 2: 4 K byte
Block 1: 4 K byte
Boot ROM area: 8 Kbytes
Reserved
C000016
D000016
E000016
F000016
F800016
FE00016
FF00016
FFFFF16
User ROM area:
Note 1: The boot ROM area can be rewritten in only
parallel input/output mode. (Access to any
other areas is inhibited.
Note 2: To specify a block, use the maximum address
in the block that is an even address.
1-188
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CPU Rewrite Mode (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
CPU Rewrite Mode
In CPU rewrite mode, the on-chip flash memory can be operated on (read, program, or erase) under
control of the Central Processing Unit (CPU). Only the user ROM area shown in Figure 1.149 can be
rewritten; the boot ROM area cannot be rewritten. Make sure the program and block erase commands
are issued for only the user ROM area and each block area.
The control program for CPU rewrite mode can be stored in either user ROM or boot ROM area. In the
CPU rewrite mode, because the flash memory cannot be read from the CPU, the rewrite control pro-
gram must be transferred to RAM memory before it can be executed.
Microcomputer Mode and Boot Mode
Normal microcomputer mode is entered when the microcomputer is reset with pulling CNVss pin low. In this
case, the CPU starts executing the control program in the user ROM area. When the microcomputer is reset
and both the CNVss pin and P74 (CE) pin are pulled high, the CPU starts operating using the control program
in the boot ROM area (program start address is C000016, 7D00016). This mode is called the "boot" mode.
The control program for CPU rewrite mode must be written into the user ROM or boot ROM area beforehand.
(If the control program is written into the boot ROM area, standard serial I/O mode becomes unusable.) See
Figure 1.149 for details about the boot ROM area.
Outline Performance
In the CPU rewrite mode, the CPU erases, programs, and reads the internal flash memory as instructed by
software commands. This rewrite control program must be transferred to internal RAM before it can be ex-
ecuted.
The CPU rewrite mode is accessed by writing "1" for the CPU rewrite mode select bit (bit 1 in address
034B416). Software commands are accepted once the mode is accessed.
In the CPU rewrite mode, software commands are used to write and read data into even-numbered addresses
("0" for byte address A0) in 16-bit units. Always write 8-bit software comands into even-numbered address.
Commands are ignored with odd-numbered addresses.
Use software commands to control program and erase operations. Whether a program or erase operation has
terminated normally or in error can be verified by reading the status register. Figure 1.150 shows the flash
memory control register.
Bit 0 is the RY/BY status flag used exclusively to read the operating status of the flash memory. During
programming and erase operations, it is "0". Otherwise, it is "1".
Bit 1 is the CPU rewrite mode select bit. When this bit is set to "1", the M30222 accesses the CPU rewrite
mode. Software commands are accepted once the mode is accessed. In CPU rewrite mode, the CPU be-
comes unable to access the internal flash memory directly. Therefore, the control program that sets this bit
must be executed out of RAM. To set this bit to "1", it is necessary to write "0" and then write "1" in succession.
The bit can be set to "0" by only writing a "0".
1-189
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CPU Rewrite Mode (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.150 Flash memory control registers
Bit 2 is the CPU rewrite mode entry flag. This bit can be read to check whether the CPU rewrite mode has
been entered or not.
Bit 3 is the flash memory reset bit used to reset the control circuit of the internal flash memory. This bit is used
when exiting CPU rewrite mode and when flash memory access has failed. When the CPU rewrite mode select
bit is "1" for this bit resets the control circuit. To release the reset, it is necessary to set this bit to "0". If the
control circuit is reset while erasing is in progress, a 5 ms wait is needed so that the flash memory can restore
normal operation. Figure 1.151 shows a flowchart for setting/releasing the CPU rewrite mode.
Bit 4 is the flash lock disable bit. The locked blocks are write protected when this bit is "0". Setting these bits to
"1" overrides the block lock bits that are set to "0" (locked). The MCU must be in CPU rewrite mode for this bit
to have any effect. To set this bit to "1", it is necessary to write "0" and then write "1" in succession.
Flash memory control register
Symbol Address When reset
FMCR 03B416 XXXX00012
b7 b6 b5 b4 b3 b2 b1 b0
RY/BY status flag
FMCR0
Bit symbol Bit name Function
0: Busy (being written or erased)
1: Ready
CPU rewrite mode
select bit (Note 1)
0: Normal mode
(Software commands invalid)
1: CPU rewrite mode
(Software commands acceptable)
FMCR1
0: Normal mode
1: CPU rewrite mode
Lock bit disable bit
(Note 2) 0: Nor mal operation
1: Reset
FMCR2
FMCR3
Note 1: For this bit to be set to 1, the user needs to write a "0" and then a "1" to it
in succession. Use the control program in RAM for write to this bit.
Nothing is assigned.
When write, set "0". When read, values are indeterminate.
CPU rewrite mode
entry flag
FMCR4 (Note 1) 0:
1:
Note 2: For this bit to be set to "1", the user needs to write a "0" and then a
"1" to it in succession when the CPU rewrite mode selection bit is = "1".
O O
O O
O
R W
Flash memory reset bit
Override locked block bits
Normal (write protected)
1-190
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CPU Rewrite Mode (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Figure 1.151. CPU rewrite mode set/reset flowchart
CPU Rewrite Mode Precautions
The precautions to be observed when rewriting the flash memory in CPU rewrite mode are:
(1) Operation speed
During CPU rewrite mode, set the main clock frequency as shown below using the main clock divide ratio select
bit (bit 6 at address 000616 and bits 6 and 7 at address 000716):
5.0 MHz or less when wait bit (bit 7 at address 000516) = 0 (no wait state)
10.0 MHz or less when wait bit (bit 7 at address 000516) = 1 (one wait state)
(2) Instruction inhibited against use
The instructions listed below cannot be used during CPU rewrite mode because they refer to the internal data of
the flash memory:
UND instruction, INTO instruction, JMPS instruction. JSRS instruction, and BRK instruction
(3) Interrupts inhibited against use
The NMI, address match, and watchdog timer interrupts cannot be used during CPU rewrite mode because they
refer to the internal data of the flash memory. If interrupts have their vector in the variable vector table,
they can be used by transferring the vector into the RAM area.
(4) Reset
If the MCU is reset while erasing is in progress, a 5 ms wait is needed so that the flash memory can restore normal
operation. Set a 5 ms wait to release the reset operation. Also, when the reset has been released, the program
execute start address is automatically set to 07E00016, therefore program so that the execute start address of the
boot ROM is 07E00016.
Single-chip mode or boot mode (Note 1)
Set processor mode register (Note 2)
Jump to transferred control program in RAM
(Subsequent operations are executed by control
program in this RAM)
Transfer CPU rewrite mode control
program to internal RAM
Start
Execute read array command or reset flash
memory by setting flash memory reset bit (by
writing “1” and then “0” in succession) (Note 4)
Using software command execute erase,
program, or other operation
Write “0” to CPU rewrite mode select bit
Set CPU rewrite mode select bit to “1” (by
writing “0” and then “1” in succession) (Note 3)
End
Check CPU rewrite mode entry flag
*1
*1
Program in ROM Program in RAM
Note 1: Apply 5V +/- 10% to CNVss pin by confirmation of CPU rewrite mode entry flag when starting operation
with single-chip mode.
Note 2: During CPU rewrite mode, set the main clock frequency as shown below using the main clock divide ratio
select bit (bit 6 at address 000616 and bits 6 and 7 at address 000716:
5 MHz or less when wait bit (bit 7 at address 000516) = "0" (without internal access wait state);
10 MHz or less when wait bit (bit 7 at address 000516) = "1" (with internal access wait state)
Note 3: For CPU rewrite mode sleect bit to be set to "1", the user needs to write a "0" and then a"1" to it in succession.
When not in this mode, it is not in "1". This is necessary to ensure that no interrupt or DMA transfer will be
executed during the interval.
Note 4: Before exiting the CPU, rewrite mode after completing erase or program operation, always be sure to
execute a read array command to reset the flash memory.
1-191
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CPU Rewrite Mode (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Software Commands
Table 1.75 lists the software commands available with the M30222 (flash memory version).
After setting the CPU rewrite mode select bit to 1, write a software command to specify an erase or
program operation. Note that when entering a software command, the upper byte (D8 to D15) is ig-
nored. The content of each software command is explained below.
Read Array Command (FF16)
The read array mode is entered by writing the command code "FF16" in the first bus cycle. When an even address
to be read is input in one of the bus cycles that follow, the content of the specified address is read out at the data
bus (D0 –D15), 16 bits at a time. The read array mode is retained intact until another command is written.
Read Status Register Command (7016)
When the command code "7016" is written in the first bus cycle, the content of the status register is read out at the
data bus (D0–D7) by a read in the second bus cycle.
The status register is explained in the next section.
Clear Status Register Command (5016)
This command is used to clear the error bits of the status register after they have been set. These bits indicate that
operation has ended in an error. To use this command, write the command code "5016" in the first bus cycle.
Table 1.75. List of software commands (CPU rewrite mode)
Note 1: When a software command is input, the high-order byte of data (D15:D8) is ignored.
Note 2: SRD = Status Register Data
Note 3: WA = Write Address, WD = Write Data (16 bits)
Note 4: BA = Block Address (Enter the maximum address of each block that is an even address)
Note 5: X denotes a given even address in the user ROM.
Note 6: Lock bit output on Data bit 6
Commands (Note 1) Cycle
No.
1st Bus Cycle 2nd Bus Cycle
Mode Address Data
(D7:D0) Mode Address Data
(D7:D0)
Read 1 Write X (Note 5) FFh
ID Codes 2 Write X 90h Read IA ID
Status Regiser Read 2 Write X 70h Read X SRD (Note 2)
Status Register Clear 1 Write X 50h
Word Program 2 Write X 40h Write WA (Note 3) WD (Note 3)
Auto Block Erase 2 Write X 20h Write BA (Note 4) D0h
Erase 2 Write X 20h Write X 20h
(Erase all unlocked blocks) 2 Write X A7h Write X D0h
Lock Bit Status Read 2 Write X 71h Read BA (Note 4) (D6)(Note 6)
Lock Bit Program 2 Write X 77h Write BA (Note 4) D0h
1-192
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CPU Rewrite Mode (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Program Command (4016)
Program operation starts when the command code "4016" is written in the first bus cycle. Then, if the address and
data to program are written in the second bus cycle, program operation (data programming and verification) will
start.
Whether the write operation is completed can be confirmed by reading the status register or the RY/BY status flag.
When the program starts, the read status register mode is accessed automatically and the content of the status
register is read into the data bus (D0–D7). The status register bit 7 (SR7) is set to 0 at the same time the write
operation starts and is returned to 1 upon completion of the write operation. In this case, the read status register
mode remains active until the Read Array command (FF16) is written.
The RY/BY status flag is 0 during write operation and 1 when the write operation is completed as is the status
register bit 7. At program end, program results can be checked by reading the status register. Figure 1.152 shows
an example of a program flowchart.
Fig. 1.152. Program flowchart
Start
Write 40
16
Read status
register
NO
YES
SR4= 0
Program complete
NO
YES
Write address
and data
SR7=1?
or
RY/BY=1
Program error
1-193
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CPU Rewrite Mode (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Erase All Command (2016/2016) (Erases all blocks regardless of lock status)
By writing the command code "2016" in the first bus cycle and the confirmation command code "2016" in the
second bus cycle that follows, the system starts erase all blocks (erase and erase verify). Whether the erase all
blocks command is terminated can be confirmed by reading the status register or the RY/BY status flag. When the
erase all blocks operation starts, the read status register mode is accessed automatically and the content of the
status register can be read out. The status register bit 7 (SR7) is set to "0" at the same time the erase operation
starts and is returned to "1" upon completion. The read status register mode remains active until the read array
command (FF16) is written. The Boot Block area is not affected by this command.
The RY/BY status flag is "0" during erase operation and "1" when the erase operation is completed as is the status
register bit 7.
At erase all blocks end, erase results can be checked by reading the status register. For details, refer to the
section where the status register is detailed.
Block Erase Command (2016/D016)
By writing the command code "2016" in the first bus cycle and the confirmation command code "D016" in the
second bus cycle that follows the block address of a flash memory block, the system initiates a block erase (erase
and erase verify) operation.
Whether the block erase operation is completed can be confirmed by reading the status register or the RY/BY
status flag. At the same time the block erase operation starts, the read status register mode is automatically
entered, so the content of the status register can be read out. The status register bit 7 (SR7) is set to "0" at the
same time the clock erase operation starts and is returned to "1" upon completion of the block erase operation. In
this case, the read status register mode remains active until the Read Array command (FF16).
The RY/BY status flag is "0" during block erase operation and "1" when the block erase operation is completed as
is the status register bit 7. After the block erase operation is completed, the status register can be read out to
know the result of the block erase operation. For details, refer to the section where the status register is
detailed.
1-194
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CPU Rewrite Mode (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.153. Erase flowchart
Erase All Unlocked Blocks Command (A716/D016)
By writing the command code "A716" in the first bus cycle and the confirmation command code "D016" in the
second bus cycle that follows, the system starts erase all unlocked blocks (erase and erase verify). Whether
the erase all unlocked blocks command is terminated can be confirmed by reading the status register or the
RY/BY status flag. When the erase all unlocked blocks operation starts, the read status register mode is
accessed automatically and the content of the status register can be read out. The status register bit 7 (SR7)
is set to "0" at the same time the erase operation starts and is returned to "1" upon completion of the erase
operation. The read status register mode remains active until the Read Array command (FF16) is written. The
RY/BY status flag is "0" during erase operation and "1" when the erase operation is completed as is the status
register bit 7.
At erase all blocks end, erase results can be checked by reading the status register. For details, refer to the
section where the status register is detailed. Figure 1.153 shows an example of a block erase flowchart.
Start
Write 20
16
/A7
16
Read status
register
NO
YES
SR5= 0
Erase completed
NO
YES
Block address
SR7=1?
or
RY/BY=1
Erase
error
20
16 :
All blocks
A7
16 :
Only unlocked blocks
20
16 :
Chip erase
A7
16 :
Block/Chip erase
Write 20
16
/D0
16
1-195
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CPU Rewrite Mode (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Lock Bit Program Command (7716/D016)
This command is available only when the lock bit is enabled. For CPU rewrite mode bit 4 must be a "1". In parallel
mode WPB must be a "0". By writing the command code ("7716") in the first bus cycle and the confirmation code
("D016") and block address in the second cycle the lock bit can be programmed for the block specified. The lock
bit protects the block against erase during the erase all unlocked blocks command. The status of the lock bit can
be read by issuing the Lock bit status read command.
Figure 1.154 is an example of a lockbit program flowchart.
Fig. 1.154. Lock Bit Program Flowchart
Start
Write 7716
NO
YES
SR4= 0?
Lock bit program
completed
NO
YES
Write 77 16
Block address
RY/BY
Lock bit
program error
Status Flag =1?
1-196
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CPU Rewrite Mode (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.155. Lockbit Status Read Flowchart
Lock Bit Status Read Command (7116)
This command is available only when the lock bit is enabled. For CPU rewrite mode bit 4 must be a "1". In parallel
mode WPB must be a "0". By writing the command code ("7116") in the first bus cycle and reading the Block
address and data bit 6 in the second cycle, the value of the lock bit for that block address can be read. A "0"
means that the block is locked. A "1" means that the block is unlocked.
Figure 1.155 is an example of a lockbit status read flowchart.
Start
Write 71
16
Blocks locked
NO
YES
Enter Block address
(Note)
D6 = 0? Blocks not
locked
Note: Data Bus bit 6
1-197
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CPU Rewrite Mode (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Data Protect Function (Block Lock)
Each block in Figure 1.156 has a nonvolatile lock bit to specify that the block be protected (locked) against erase
or write. The lock bit program command is used to set the lock bit to 0 (locked). The lock bit of against each block
can be read out using the read lock bit status command.
Whether block lock is enabled or disabled is determined by the status of the lock bit and how the flash memory
control register 0's lock bit disable bit is used.
(1) When the lock bit disable bit = 0, a specified block can be locked or unlocked by the lock bit
status (lock bit data). Blocks whose lock bit data = 0 are locked, so they are disabled against
erase/write. On the other hand, the blocks where the lock bit data =1 are not locked, they're
enabled for erase/write.
(2) When the lock bit disable bit =1, all blocks are unlocked regardless of the lock bit data, so they
are enabled for erase/write. In this case, the lock bit data, that is 0 (locked), is set to 1 (unlocked)
after erase, so that the lock bit lock is removed.
Fig. 1.156. Block diagram of user area
7D00016
7E00016
BFFFF16
Block 8 : 4 Kbytes
Block 7 : 64 Kbytes
Block 6 : 64 Kbytes
Block 5 : 64 Kbytes
Block 4 : 32 Kbytes
Block 3 : 24 KbytesBlock 3 : 24 Kbytes
Block 2: 4 K byte
Block 1: 4 K byte
C000016
D000016
E000016
F000016
F800016
FE00016
FF00016
FFFFF16
Flash
memory size Flash memory
start address
260 Kbytes 7D000
C0000
16
16
1-198
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CPU Rewrite Mode (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Status Register
The status register shows the operating state of the flash memory and whether erase operations and
programs ended successfully or in error. It can be read in the following ways.
(1) By reading an arbitrary address from the user ROM area after writing the read status register command (70
16
)
(2) By reading an arbitrary address from the user ROM area in the period from when the program starts or erase operation starts
to when the read array command (FF
16
).
Also, the status register can be cleared by writing the clear status register command (5016). After a reset, the
status register is set to "8016".
Table 1.76. Definition of each bit in status register
Each bit in this register is explained below.
Sequencer status (SR7)
After power-on, the sequencer status is set to 1 (ready). The sequencer status indicates the operating status of
the device. This status bit is set to 0 (busy) during write or erase operation and is set to 1 upon completion of
these operations.
Erase status (SR5)
The erase status informs the operating status of erase operation to the CPU. When an erase error occurs, it is set
to 1. The erase status is reset to 0 when cleared.
Program status (SR4)
The program status informs the operating status of write operation to CPU. When a write error occurs, it is set to
1. The program status is reset to 0 when cleared.
When an erase command is in error (which occurs if the command entered after the block erase command (2016)
is not the confirmation command (D016), both the program status and erase status (SR5) are set to 1. When the
program status or erase status = 1, the following commands entered by the command write are not accepted.
Also, in one of the following cases, both SR4 and SR5 are set to 1 (command sequence error):
(1) When the valid command is not entered correctly
(2) When the data entered in the second bus cycle of lock bit program (7716/D016), block erase (2016/D016), or
erase all unlocked blocks (A716/D016) is not the D016 or FF16. However, if FF16 is entered, read array is assumed
Each SRD bit Status name
Definition
10
SR7 (bit 7) Write state machine (WSM) status Ready Busy
SR6 (bit 6) Reserved _ _
SR5 (bit 5) Erase status Terminated in error Terminated normally
SR4 (bit 4) Program status Terminated in error Terminated normally
SR3 (bit 3) Reserved _ _
SR2 (bit 2) Over write back status Terminated in error Terminated normally
SR1 (bit 1) Over erase status Terminated in error Terminated normally
SR0 (bit 0) Reserved _ _
1-199
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CPU Rewrite Mode (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.157 Full status check flowchart and remedial procedure for errors
and the command that has been set up in the first busy cycle is cancelled.
Over Write Back Status (SR2)
The over write back status informs the operating status of the write back operation during an erase sequence.
When a write back error occurs, SR5 and SR2 are set to "1".
The over write back status is reset to "0" when cleared.
Over Erase Status (SR1)
The over erase status informs the operating status of the erase operation during an erase sequence. When an
erase error occurs, SR5 and SR1 are set to "1". The over erase status is reset to "0" when cleared.
If SR5 or SR4 bits = "1", the program, erase all blocks, and block erase commands are not accepted. Before
executing these commands, execute the clear status register command (5016) and clear the status register. Bits
SR2 and SR1 give more information on the reason for failure.
Also, if any commands are not correct, both SR5 and SR4 are set to 1.
Full Status Check
By performing full status check, it is possible to know the execution results of erase and program
operations. Figure 1.157 shows a full status check flowchart and the action to be taken when each error
occurs.
Read status register
SR4=1 and SR5
=1 ?
NO
Command
sequence error
YES
SR5=0?
YES
Block erase error
NO
SR4=0?
YES
Program error (page
or lock bit)
NO
End (block erase, program)
Execute the clear status register command (50 16)
to clear the status register. Try performing the
operation one more time after confirming that the
command is entered correctly.
Should a block erase error occur, the block in error
cannot be used.
If an error occurs, the block in error cannot be
used.
Note: When one of SR5 to SR4 is set to 1, none of the page program, block erase, or erase all
blocks commands is accepted. Execute the clear status register command (50
16
) before
executing these commands.
1-200
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CPU Rewrite Mode (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.158. ROM code protect control addrsss
Functions to Inhibit Rewriting
To prevent the contents of the flash memory version from being read out or rewritten easily, the device
incorporates a ROM code protect function for use in parallel I/O mode and an ID code check function
for use in standard serial I/O mode.
ROM code protect register
The ROM code protect function prevents reading out or modifying the contents of the flash memory during parallel
I/O mode. Figure 1.158 shows the ROM code protect control address (0FFFFF16). It is located at the hightest 8
bits of the 32 bit reset vector.
If one of the pair of ROM code protect bits is set to "0", ROM code protect is turned on, so that the contents of the
flash memory version are protected against readout and modification. ROM code protect is implemented
in two levels. If level 2 is selected, the flash memory is protected even against readout by a shipment inspection
LSI tester, etc. When an attempt is made to select both level 1 and level 2, level 2 is selected by default.
If both of the two ROM code protect reset bits are set to "00", ROM code protect is turned off, so that the contents
of the flash memory version can be read out or modified. Once ROM code protect is tuned on, the contents of the
ROM code protect reset bits cannot be modified in parallel I/O mode. Use the serial I/O or some other mode to
rewrite the contents of the ROM code protect reset bits.
Symbol Address When reset
ROMCP 0FFFFF16 FF16
ROM code protect level
2 set bit (Note 1, 2) 00: Protect enabled
01: Protect enabled
10: Protect enabled
11: Protect disabled
ROM code protect control address
Bit name Function
Bit symbol
b7 b6 b5 b4 b3 b2 b1 b0
00: Protect removed
01: Protect set bit effective
10: Protect set bit effective
11: Protect set bit effective
00: Protect enabled
01: Protect enabled
10: Protect enabled
11: Protect disabled
ROM code protect reset
bit (Note 3)
ROM code protect level
1 set bit (Note 1)
ROMCP2
ROMCR
ROMCP1
b3 b2
b5 b4
b7 b6
Note 1: When ROM code protect is turned on, the on-chip flash memory is protected against
readout or modification in parallel input/output mode.
Reserved bit
Note 2: When ROM code protect level 2 is turned on, ROM code readout by a shipment
inspection LST tester, etc., is also inhibited.
Note 3: The ROM code protect reset bits can be used to turn off ROM code protect level 1 and
ROM code protect level 2. However, because these bits cannot be changed in paralell input/
output mode, they need to be rewritten in one of the two other modes.
Always set this bit to "1"
11
1-201
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
CPU Rewrite Mode (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
ID Code Check Function
Use this function in standard serial I/O mode. When the contents of the flash memory are not blank, the
ID code sent from the peripheral unit is compared with the ID code written in the flash memory to see if
they match: If the ID codes do not match, the commands sent from the peripheral unit are not accepted.
The ID code consists of 8-bit data, the areas of which, beginning with the first byte, are 0FFFDF16,
0FFFE316, 0FFFEB16, 0FFFEF16, 0FFFF316, 0FFFF716, and 0FFFFB16. Write a program which has
had the ID code preset at these addresses to the flash memory.
Figure 1.159 shows the storage location for the code addresses.
Fig. 1.159. Code address storage
Reset
Watchdog timer vector
Single step vector
Address match vector
BRK instruction vector
Overflow vector
Undefined instruction vector
ID7
ID6
ID5
ID4
ID3
ID2
ID1
DBC vector
NMI vector
to 0FFFFF
16
0FFFFC
16
0FFFFB
16
to 0FFFF8
16
0FFFF7
16
to 0FFFF4
16
0FFFF3
16
to 0FFFF0
16
0FFFEF
16
to 0FFFEC
16
0FFFEB
16
to 0FFFE8
16
0FFFE7
16
to 0FFFE4
16
0FFFE3
16
to 0FFFE0
16
0FFFDF
16
to 0FFFDC
16
4 bytes
Address
ROMCP
1-202
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Parallel I/O Mode (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Parallel I/O Mode
The parallel I/O mode inputs and outputs the software commands, addresses and data needed to
operate (read, program, erase, etc.) the internal flash memory. Figure 1.160 shows the pin layout for
flash paralell mode. Table 1.77 is adescription of pin functions in paralell I/O mode.
Use an exclusive programmer supporting M30222 (flash memory version). Refer to the instruction
manual of each programmer make for the detail of use.
User ROM and Boot ROM Areas
In parallel I/O mode, the user ROM and boot ROM areas shown in Figure 1.149 can be rewritten. Both areas of
flash memory can be operated on in the same way.
Program and block erase operations can be performed in the user ROM area. The user ROM area and its
blocks are shown in Figure 1.149.
The boot ROM area is 8 Kbytes in size. In parallel I/O mode, it is located at addresses 07E00016 through
07FFF16. Make sure program and block erase operations are always performed within this address range.
(Access to any location outside this address range is prohibited.)
In the boot ROM area, an erase block operation is applied to only one 8 Kbyte block. The boot ROM area has
had a standard serial I/O mode control program stored in it when shipped from the Mitsubishi factory. There-
fore, using the device in standard serial input/output mode, you do not need to write to the boot ROM area.
1-203
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Parallel I/O Mode (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.160. Pin Connections for Flash Parallel Mode
91
85
86
87
88
89
90
92
93
94
95
96
97
98
99
81
82
83
84
100
40
2
1
SEG30/P36
VL3
P74/TA2OUT/W
46
24
VL1
COM2
P107/AN7/INT7
P106/AN6/INT6
P105/AN5
P104/AN4
P103/AN3
P102/AN2
P101/AN1
AVss
P100/AN0
Vref
AVcc
P97/ADtrg/LED7/Sin4/INT3
P75/TA2IN/W
23
P76/TA3OUT/INT4
22
P77/TA3IN/INT4
21
P80/TA4OUT/INT5/U
20
P82/INT0
19
P81/TA4IN/INT5/U
18
P83/NMI
17
Vcc
16
Xin
15
Vss
14
Xout
13
RESET
1211
P85/Xcin
10
CNVss
9
P86/INT1
8
P90/TB0in/INT2/CLK3
7
P91/TB1in/Sin3
6
P92/TB2in/Sout3
5
P93/DA0/TB3in
4
P94/DA1/TB4in
3
P95/ANEX0/CLK4
P96/ANEX1/Sout4
SEG31/P37
45
SEG32/P40
44
SEG33/P41
43
SEG34/P42
42
SEG35/P43
41
SEG36/P44
SEG37/P45
39
38
37
P60/CTS0/RTS0/KI0
36
P61/CLK0/KI1
35
P62/RxD0/KI2
34
P63/TxD0/KI3
33
P64/CTS1/RTS1/CTS0/CLKS1/KI432
P65/CLK1/KI5
M30222FG
P67/TxD1/KI7
29
P70/TxD2/SDA/TA0OUT
28
P71/RxD2/SCL/TA0IN/TB5IN
27
P72/CLK2/TA1OUT/V
26
P73/CTS2/RTS2/TA1IN/V
25
P66/RxD1/KI6
30
SEG26/P32
50
SEG27/P33
49
SEG28/P34
48
SEG29/P35
47
COM1
COM0
C2
C1
P84/Xcout
SEG38/P46/RTP0
SEG39/P47/RTP1
VL2
79
80
5758596061626364656667686970717273747576
77
78
52
53545556 51
31
SEG19
SEG18
SEG17
SEG16
SEG15
VDC
SEG14
Vss
SEG13
SEG12
SEG11
SEG10
SEG09
SEG08
SEG07
SEG06
SEG05
SEG04
SEG03
SEG02
SEG01
SEG00
COM3
SEG25/P31
SEG24/P30
SEG23
SEG22
SEG21
SEG20
Vcc
Mode set-up method
Signal Value
CNVss
Reset
Vcc
Vss
Vss
Vcc
CNVss
Reset
SCLK Vss
A15
A14
A13
A12
A11
A10
A9
A8
A7
A6
EXT PULSE
RP
WE
CE
OE
BSEL
BYTE
RY/BY
OSC
A3
A4
A5
A2
A1
A0
A19
A18
A17
A16
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
IWP
0.1 µF
Capacitor
1-204
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Parallel I/O Mode (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.77. Description of pin function in parallel I/O mode
Pin Name Signal name I/O Function
Vcc, Vss Power input I Apply 2.7-5.5 V to Vcc pin and O V to Vss pin
CNVss CNVss I Connect 0.1 µf capacitor from Vcc to Vss
RESET Reset input I Connect to Vss
Xin/Xout Clock input I No connection required for parallel flash programming
AVcc, AVss Analog power supply I Connect AVss to Vss and AVcc to Vcc
P3
0
Address Bit 4 I Address Bit 4
P3
1
Address Bit 5 I Address Bit 5
P3
2
to P3
7
Input port P3 No connection required for parallel flash programming
P4
0
to P4
7
Input port P4 No connection required for parallel flash programming
P6
0
Input port P6 No connection required for parallel flash programming
P6
1
SCLK I Connect to Vss
P6
2
to P6
5
Input port P6 No connection required for parallel flash programming
P6
7
OSC O Flash oscillator
P7
0
RY/BY O Ready / Busy signal
P7
1
BYTE I Byte mode control mode
P7
2
BSEL input I Boot select mode
P7
3
OE input I Output enable pin
P7
4
CE input I Chip enable pin
P7
5
WE input I Write enable pin
P7
6
EXTPULSE I External pulse for test modes
P7
7
RP I Deep power down pin
P8
0
Address Bit 6 I Address Bit 6
P8
1
Address Bit 7 I Address Bit 7
P8
2
Address Bit 8 I Address Bit 8
P8
3
Address Bit 9 I Address Bit 9
P8
4
Address Bit 10 I Address Bit 10
P8
5
Address Bit 11 I Address Bit 11
1-205
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Parallel I/O Mode (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Pin Name Signal name I/O Function
P90Address Bit 12 I Address Bit 12
P91Address Bit 13 I Address Bit 13
P92Address Bit 14 I Address Bit 14
P94 to P95Input port 9 No connection required for parallel flash programming
P97Input port 9 No connection required for parallel flash programming
Vref A/D Vref voltage I Connect A/D reference voltage to Vcc
P100 to P107Input port P10 Input H , L or leave open
VL1 to VL3 LCD power supply I Connect VL1 to Vss; VL2 and VL3 to Vcc
C1 to C2 LCD condenser Leave open
COM0 to COM2 COM ports Leave open
COM3 IWP I Write protect pin
SEG0 to SEG15 Data Bits 0 - 15 I/O Data Bits 0 - 15
SEG16 Address Bit 16 I Address Bit 16
SEG17 Address Bit 17 I Address Bit 17
SEG18 Address Bit 18 I Address Bit 18
SEG19 Address Bit 19 I Address Bit 19
SEG20 Address Bit 0 I Address Bit 0
SEG21 Address Bit 1 I Address Bit 1
SEG22 Address Bit 2 I Address Bit 2
SEG23 Address Bit 3 I Address Bit 3
1-206
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Standard serial I/O mode 1 (clock synchronous)
The standard serial I/O mode inputs and outputs the software commands, addresses and data needed
to operate (read, program erase, etc.) the internal flash memory. There are two standard serial I/O
modes that require a purpose specific peripheral unit.
· Serial I/O Mode 1 is synchronized
· Serial I/O Mode 2 is as asynchronized
The standard serial I/O mode is different from the parallel I/O mode because it uses the CPU rewrite
mode commands to control flash memory operations. It is started when it comese out of reset with the
P50 (CE) pin set “High", the P55 (EPM) pin set "Low" and the CNVss pin set "High". In an ordinary
command mode, the CNVss pin is set to "Low".
This control program is written in the boot ROM area when the product is shipped from Mitsubishi.
Please note that the standard serial I/O mode cannot be used if the boot ROM area is rewritten in
parallel I/O mode. In standard serial I/O mode, only the user ROM area (see Figure 1.181) can be
rewritten. The boot ROM cannot.
Also, for security, a 7-byte ID code is used. When there is data in the flash memory, most commands
sent from the peripheral unit are not accepted unless the ID code matches.
Figure 1.161 shows the pin connections for the standard serial I/O mode. Serial data I/O uses UART0
and transfers the data serially in 8-bit units. Standard serial I/O switches between mode 1 and mode 2
according to the level of CLK0 pin when the reset is released.
Serial I/O Mode 1
Serial I/O mode 1 uses a synchronous communications protocol and is selected by holding the CLK0 pin
"Low" out of reset. The operation uses the four UART0 pins CLK0, RxD0, TxD0 and RTS0 (BUSY). the CLK0
pin is the transfer clock input pin through which an external transfer clock is input. The TxD0 pin is for CMOS
output. the RTS0 (BUSY) pin outputs an “L” level when ready for reception and “H” level when reception starts.
Serial I/O Mode 2
To use standard serial I/O mode 2, set the CLK0 pin to “L” before coming out of reset. The operation uses the
two UART0 pins RxD0 and TxD0.
Overview of standard serial I/O mode 1
In standard serial I/O mode 1, software commands, addresses and data are input and output between the
MCU and peripheral units (serial programmer) using 4-wire clock-synchronous serial I/O (UART0). Standard
serial I/O mode 1 is engaged by coming out of reset with the P56 (CLK0) pin “H” level.
In reception, software commands, addresses and program data are synchronized with the rise of the transfer
clock that is input to the CLK0 pin, and are then input to the MCU via the RxD0 pin. In transmission, the read
data and status are synchronized with the fall of the transfer clock, and output from the TxD0 pin. The TxD0 pin
is for CMOS output. Transfer is in 8-bit units LSB first.
When busy, such as during transmission, reception, erasing or program execution the RTS0 (BUSY) pin is “H”
level. Accordingly, always start the next transfer after the RTS0 (BUSY) pin is “L” level.
Also, data and status register in memory can be read after inputting software commands. Status, such as the
operating state of the flash memory or whether a program or erase operation ended successfully or not, can
be checked by reading the status register.
1-207
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.161. Pin connections for Flash Serial I/O mode
91
85
86
87
88
89
90
92
93
94
95
96
97
98
99
81
82
83
84
100
40
2
1
SEG30/P36
VL3
P74/TA2OUT/W
46
24
VL1
COM2
P107/AN7/INT7
P106/AN6/INT6
P105/AN5
P104/AN4
P103/AN3
P102/AN2
P101/AN1
AVss
P100/AN0
Vref
AVcc
P97/ADtrg/LED7/Sin4/INT3
P75/TA2IN/W
23
P76/TA3OUT/INT4
22
P77/TA3IN/INT4
21
P80/TA4OUT/INT5/U
20
P82/INT0
19
P81/TA4IN/INT5/U
18
P83/NMI
17
V
cc
16
Xin
15
Vss
14
Xout
13
RESET
1211
P85/Xcin
10
CNVss
9
P86/INT1
8
P90/TB0in/INT2/CLK3
7
P91/TB1in/Sin3
6
P92/TB2in/Sout3
5
P93/DA0/TB3in
4
P94/DA1/TB4in
3
P95/ANEX0/CLK4
P96/ANEX1/Sout4
SEG31/P37
45
SEG32/P40
44
SEG33/P41
43
SEG34/P42
42
SEG35/P43
41
SEG36/P44
SEG37/P45
39
38
37
P60/CTS0/RTS0/KI0
36
P61/CLK0/KI1
35
P62/RxD0/KI2
34
P63/TxD0/KI3
33
P64/CTS1/RTS1/CTS0/CLKS1/KI432
P65/CLK1/KI5
M30222FG
P67/TxD1/KI7
29
P70/TxD2/SDA/TA0OUT
28
P71/RxD2/SCL/TA0IN/TB5IN
27
P72/CLK2/TA1OUT/V
26
P73/CTS2/RTS2/TA1IN/V
25
P66/RxD1/KI6
30
SEG26/P32
50
SEG27/P33
49
SEG28/P34
48
SEG29/P35
47
COM1
COM0
C2
C1
P84/Xcout
SEG38/P46/RTP0
SEG39/P47/RTP1
VL2
79
80
5758596061626364656667686970717273747576
77
78
52
53545556 51
31
SEG19
SEG18
SEG17
SEG16
SEG15
VDC
SEG14
Vss
SEG13
SEG12
SEG11
SEG10
SEG09
SEG08
SEG07
SEG06
SEG05
SEG04
SEG03
SEG02
SEG01
SEG00
COM3
SEG25/P31
SEG24/P30
SEG23
SEG22
SEG21
SEG20
Vcc
Mode set-up method
Signal Value
CNVss
Reset
Vcc
Vss Vcc
Vss
Vcc
CNVss
Reset
BUSY
SCLK
RXD
TXD
0.1 µF
Capacitor
1-208
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.78. Pin connections for serial I/O mode
Pin Name Signal name I/O Function
Vcc, Vss Power input I/O Apply 2.7 to 5.5 V to Vcc pin and 0 V to the Vss pin
CNVss CNVss I Connect to Vcc
RESET Reset input I Connect Vss
Xin/Xout Clock input I Connect a ceramic resonator or crystal oscillator between Xin
and Xout pins. To input an externally generated clock, input it to
Xin and open Xout pin
AVcc, AVss Analog power supply I Connect AVss to Vss and AVcc to Vcc
P3
0
to P3
7
Input port P3 I/O Input H , L , or leave open
P4
0
to P4
7
Input port P4 I/O Input H , L , or leave open
P6
0
Busy I/O Standard serial mode 1: Busy signal output pin
Standard serial mode 2: Monitors program operation check.
P6
1
SCLK I/O Standard serial mode 1: Serial clock input pin
Standard serial mode 2: Input L
P6
2
RxD input I/O Serial data input pin
P6
3
TxD output I/O Serial data output pin
P6
4
to P6
7
Input port P6 I/O Input H , L , or leave open
P7
0
to P7
7
Input port P7 I/O Input H , L , or leave open
P8
0
to P86 Input port P8 I/O Input H , L , or leave open
P9
0
to P9
7
Input port P9 I/O Input H , L , or leave open
P10
0
to P10
7
Input port P10 I/O Input H , L , or leave open
Vref A/D Vref voltage I Input A/D reference voltage
VL1 to VL3 LCD power supply I/O Connect VL1 to Vss; VL2 and VL3 to Vcc when LCD is not used
C1 to C2 LCD condenser I/O Connect a condenser between C1 and C2 when using LCD
voltage multiplier. Leave open when not used.
COM0 to COM3 COM ports I/O Leave open
VDC Voltage Down
Converter
0.1µF capacitor connect to Vss
1-209
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Software Commands
Table 1.79 lists software commands. In the standard serial I/O mode 1, erase operations, programs and
reading are controlled by transferring software commands via the RxD0 pin. Software commands are ex-
plained here below.
Table 1.79. Software commands (Standard serial I/O mode 1)
Note 1: The shaded areas indicate a transfer from flash MCU to serial programmer. All other data is
transferred from programmer to MCU.
Note 2: SRD to Status Register Data. SRD1 refers to Status Register 1 Data.
Note 3: All commands are accepted if the reset vector is blank.
Control
command
2nd
byte
3rd
byte
4th
byte
5th
byte
6th
byte
When ID is
not verified
1Page read FF
16
Address
(middle)
Address
(high)
Data
output
Data
output
Data
output
Data output
to 259th byte
Not
acceptable
2Page program 41
16
Address
(middle)
Address
(high)
Data input Data input Data input Data input to
259th byte
Not
acceptable
3Block erase 20
16
Address
(middle)
Address
(high)
D0
16
Not
acceptable
4Erase all
unlocked blocks
A7
16
D0
16
Not
acceptable
5Read status
register
70
16
SRD
output
SRD
output
Acceptable
6Clear status
register
50
16
Not
acceptable
7Read lock bit
status
71
16
Address
(middle)
Address
(high)
Lock bit
data output
Not
acceptable
8Lock bit
program
77
16
Address
(middle)
Address
(high)
D0
16
Not
acceptable
9Write protection
ON
7A
16
Not
acceptable
10 Write protection
OFF
75
16
Not
acceptable
11 ID check
function
F5
16
Address
(low)
Address
(middle)
Address
(high)
ID size ID1 ID7 Acceptable
12 Download
function
FA
16
Size
(low)
Size
(high)
Check sum Data
input
As required Not
acceptable
13
Version data
output function
FB
16
Version
data
output
Version
data
output
Version
data output
Version
data out-
put
Version data
output
Version data
output to 9th
byte
Acceptable
14 Boot ROM area
output function
FC
16
Address
(middle)
Address
(high)
Data output Data
output
Data output Data output
to 259th byte
Not
acceptable
15
Read CRC data FD
16
CRC
data
(Low)
CRC
data
(High)
Not
acceptable
16 Word Read FE
16
Address
(low)
Address
(middle)
Address
(high)
Byte
[address]
Byte
[address+1]
Not
acceptable
17
Word Program 40
16
Address
(low)
Address
(middle)
Address
(high)
Byte
[address]
Byte
[address+1]
Not
acceptable
18 Exit B9
16
Acceptable
1-210
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.162. Timing for page read
(1) Page Read Command
This command reads the specified page (256 bytes) in the flash memory sequentially one byte at a time.
Execute the page read command as explained here following.
(1) Transfer the “FF16” command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A23 with the 2nd and 3rd bytes respectively.
(3) From the 4th byte onward, data (D0–D7) for the page (256 bytes) specified with address A8 to A23 will be
output sequentially from the smallest address first in sync with the rise of the clock.
(3) Block Erase Command
data0 data255
CLK0
RxD0
TxD0
RTS0(BUSY)
A
8
to
A
15
A
16
to
A
23
FF
16
(2) Page Program Command
This command writes the specified page (256 bytes) in the flash memory sequentially one byte at a time.
Execute the page program command as explained here following.
(1) Transfer the "4116" command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) From the 4th byte onward, as write data (D0–D7) for the page (256 bytes) specified with addresses A8 to
A23 is input sequentially from the smallest address first, that page is automatically written.
When reception setup for the next 256 bytes ends, the RTS0 (BUSY) signal changes from the "H" to the "L"
level. The result of the page program can be known by reading the status register. For more information, see
the section on the status register.
Fig. 1.163. Timing for the page program
CLK0
RxD0
TxD0
RTS0(BUSY)
A
8
to
A
15
A
16
to
A
23
41
16
data0 data255
1-211
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.164. Timing for block erase
(3) Block Erase Command
This command erases the data in the specified block. Execute the block erase command as explained here
following:
(1) Transfer the “2016” command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) Transfer the verify command code “D016” with the 4th byte. With the verify command code, the erase
operation will start for the specified block in the flash memory. Write the highest address the specified block
for addresses A8 to A23.
When block erasing ends, the RTS0 (BUSY) signal changes from the “H” to the “L” level. After block erase
ends, the result of the block erase operation can be known by reading the status register. For more informa-
tion, see the section on the status register.
(4) Erase All Unlocked Blocks Command
This command erases the content of all blocks. Execute the erase all unlocked blocks command explained
below.
(1) Transfer the "A716" command code with the 1st byte.
(2) Transfer the verify command code "D016" with the 2nd byte. With the verify command code, the erase
operation will start and continue for all blocks in the flash memory.
When block erase ends, the RTS0 (BUSY) signal changes from "H" to "L". The result of the erase operation
can be known by reading the status register. Each block can be erase protected with the lock bit. For more
information, see the Data Protection Function section.
Fig.1.165. Timing for erasing all unlocked blocks
A8 to
A15 A16 to
A23
2016 D016
CLK0
RxD0
TxD0
RTS0(BUSY)
CLK1
RxD1
TxD1
RTS1(BUSY)
A7
16
D0
16
(M16C transmit data)
(M16C receive data)
1-212
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.166. Timing for reading the status register
(5) Read Status Register Command
This command reads status information. When the "7016" command code is sent with the 1st byte, the
contents of the status register (SRD) specified with the 2nd byte and the contents of status register 1 (SRD1)
specified with the 3rd byte are read.
Fig. 1.167. Timing for clearing the status register
(6) Clear Status Register Command
This command clears the bits (SR4 - SR5) which are set when the status register operation register opera-
tion ends in error. When the "5016" command code is sent with thefirst byte, the aforementioned bits are
cleared. When the clear status register operation ends, the RTS0 (Busy) signal changes from the "H" to the
"L" level.
SRD
output SRD1
output
CLK0
RxD0
TxD0
RTS0(BUSY)
7016
CLK0
RxD0
TxD0
RTS0(BUSY)
5016
1-213
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(7) Read Lock Bit Status Command
This command reads the lock bit status of the specified block. Execute the lock bit program command as
explained here following.
(1) Transfer the "7116" command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) The lock bit data of the specified block is output with the 4th byte. Write the highest address of the
specified block for address A8 to A23.
Fig. 1.168. Timing for reading lock bit status
(8) Lock Bit Program Command
This command writes "0" (lock) for the lock bit of the specified block. Execute the lock bit program command
as explained here following.
(1) Transfer the "7716" command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes.
(3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, "0" is written
for the lock bit of the specified block. Write the highest address of the specified block for address A8 to A23.
When writing ends, RTS0 (BUSY) signal changes from the "H" to "L". Lock bit status can be read with the
read lock bit status command. For information on the lock bit function and reset procedure, see the Data
Protection Function section.
Fig. 1.169. Timing for the lock bit program
A
8
to
A
15
A
16
to
A
23
71
16
CLK0
RxD0
TxD0
RTS0(BUSY)
(M16C transmit data)
(M16C receive data)
D0
16
A8 to
A15 A16 to
A23
7716 D016
CLK0
RxD0
TxD0
RTS0(BUSY)
(M16C transmit data)
(M16C receive data)
1-214
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(9) Write Protect ON Command
This command enables write protect by clearing the write protect bit of the flash memory control register
(FMCR4). This only protects the blocks that have been previously locked. The command code "7A16" is sent
with the 1st byte of the serial transmission. This command only enables the lock bit function; It does not set
the lock the block bits themselves.
Fig. 1.170. Timing for enabling the lock bit
(10) Write Protect OFF Command
This command sets the write protect bit of the flash memory control register (FMCR4). The command code
"7516" is sent with the 1st byte of the serial transmission. This command only disables the lock bit function;
It does not set the lock bit itself. However, if an erase command is executed after executing the write protect
off command, the associated blocks are unlocked after the erase operation ends. In any case, after a reset,
the write proctect bit is enabled.
Fig. 1.171. Timing for disabling the lock bit
CLK0
RxD0
TxD0
RTS0(BUSY)
7516
(M16C receive data)
(M16C transmit data)
CLK0
RxD0
TxD0
RTS0(BUSY)
7A
16
(M16C receive data)
(M16C transmit data)
1-215
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.172. Timing for the ID check
(11) ID Check
This command checks the ID code. Execute the boot ID check command as explained here following.
(1) Transfer the "F516" command code with the 1st byte.
(2) Transfer addresses A0 to A7, A8 to A15 and A16 to A23 of the 1st byte of the ID code with the 2nd, 3rd and
4th bytes respectively.
(3) Transfer the number of data sets of the ID code with the 5th byte.
(4) The ID code is sent with the 6th byte onward, starting with the 1st byte of the code.
ID size ID1 ID7
CLK0
RxD0
TxD0
RTS0(BUSY)
F5
16
DF
16
FF
16
0F
16
ID Code
When the flash memory is not blank, the ID code sent from the peripheral units and the ID code written in the
flash memory are compared to see if they match. If the codes do not match, the command sent from the
peripheral units is not accepted. An ID code contains 8 bits of data. Area is, from the 1st byte, addresses
0FFFDF16, 0FFFE316, 0FFFEB16, 0FFEF16, 0FFFF316, 0FFF716, and 0FFFFB16. Write a program into the
flash memory, which already has the ID code set for these addresses.
Fig. 1.173. ID code storage addresses
Reset
Watchdog timer vector
Single step vector
Address match vector
BRK instruction vector
Overflow vector
Undefined instruction vector
ID7
ID6
ID5
ID4
ID3
ID2
ID1
DBC vector
NMI vector
0FFFFF
16
0FFFFC
16
0FFFFB
16
to 0FFFF8
16
0FFFF7
16
to 0FFFF4
16
0FFFF3
16
to 0FFFF0
16
0FFFEF
16
to 0FFFEC
16
0FFFEB
16
to 0FFFE8
16
0FFFE7
16
to 0FFFE4
16
0FFFE3
16
to 0FFFE0
16
0FFFDF
16
to 0FFFDC
16
4 bytes
Address
to
1-216
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.174. Timing for download
(12) Download Command
This command downloads a program to RAM for execution. To execute the Download command:
(1) Transfer FAh with the first byte;
(2) Transfer the program size in bytes 2 and 3;
(3) Transfer the Checksum. The Checksum is the lower 8 bit sum of all the download data.
(4) Transfer the low then the high byte of the 'start address' in RAM to download.
(5) Transfer data.
After 'size' number of bytes have been transferred (and no checksum error), executions begins at the 'start
address'. Do no download to the first 512 bytes of RAM (400h - 5FFh) or the last 128 bytes of RAM (5380h
- 53FFh). Make no assumption of the state of the MCU before executing downloaded code (MCU speed,
stack location, etc.).
Note: Thee 'start address' bytes are included in the Checksum and size calculations.
(13) Version Information Output Command
This command outputs the version information of the control program stored in the boot area. Execute the
version information output command as explained here following.
(1) Transfer the “FB16” command code with the 1st byte.
(2) The version information will be output from the 2nd byte onward. This data is composed of 8 ASCII code
characters.
Fig. 1.175. Timing for version information output
FB16
'X'
'V' 'E' 'R'
CLK0
RxD0
TxD0
RTS0(BUSY)
FA16 Address
low Address
high
Data size (high)
Data size (low)
Check
sum
CLK0
RxD0
TxD0
RTS0(BUSY)
Program
data
Program
data
1-217
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(15) Read CRC Data
This command reads the CRC data that confirms that the write data sent with the page program command
was successfully received.
(1) Transfer the "FD16" command code with the 1st byte.
(2) The CRC data (low) is received with the 2nd byte and the CRC data (high) with the 3rd byte.
To use this command, first execute the command and then initialize the check data. Next, execute the page
program command the required number of times. After the read CRC command is executed again, the CRC
data for all the read data that was sent with the page program command is read. The CRC data is the result
of CRC operation of write data. See the "CRC Calculation Circuit" for the polynomial that generates CRC
code.
Fig. 1.177. Timimg for the read CRC data
Fig. 1.176. Timing for boot ROM area ouput
(14) Boot ROM Area Output Command
This command outputs the control program stored in the boot ROM area in one page blocks (256 bytes).
Execute the boot ROM area output command as explained here following.
(1) Transfer the "FC16" command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) From the 4th byte onward, data (D0-D7) for the page (256 bytes) specified with addresses A8 to A23 will
be output sequentially from the smallest address first, in sync with the rise of the clock.
data0 data255
CLK0
RxD0
TxD0
RTS0(BUSY)
A
8
to
A
15
A
16
to
A
23
FC
16
CLK1
RxD1
TxD1
RTS1(BUSY)
FD
16
(M16C receive data)
(M16C transmit data)
CRC data (low) CRC data (high)
1-218
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(16) Word Read Program
This command reads the word from the specific address. To execute the word read command:
(1) Transfer the "FE16" command code with the 1st byte.
(2) Transfer the 3 byte address starting with the A0-A8 with the next 3 bytes.
(3) The MCU transfers the byte at the specific address.
(4) The MCU transfers the byte at the specific address +1.
Note: The specified address may be odd or even (A0=0 or 1) and be any value withing the 1M address
space.
Fig. 1.178. Timimg for the word read program
(17) Word Program
This command writes the word in the flash memory. To execute the word program command:
(1) Transfer the "4016" with the 1st byte.
(2) Transfer the 3 byte address starting with the A0-A8 with the next 3 bytes.
(3) Transfer the 1st half of the word to be written in the lower address (A0=0).
(4) Transfer the 2nd half of the word to be written in the higher address (A0=1).
Note: The specified address must be even (A0=0).
Figure 1.179. Timing for the word program
Low
FE16
CLK0
RxD0
TxD0
RTS0(BUSY)
Address Address
Middle Address
High
1st half 2nd half
of word of word
Low
40
16
CLK0
RxD0
TxD0
RTS0(BUSY)
Address Address
Middle Address
High 1st half 2nd half
of word of word
1-219
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(18) Exit Command
This command does a software reset by writing a "1" to bit 3 of the Processor Mode register 0. To execute
the Exit command:
(1) Transfer "B916" with the 1st byte.
(2) Transfer the confirm command code "D016" in the 2nd byte.
If the CNVss line is low, the MCU will reset in normal mode and begin execution of the user code. If CNVss
is high, the MCU will reset back into boot mode and begin execution at 7E00016 again.
Figure 1.180. Timing for the exit command
CLK0
RxD0
TxD0
RTS0(BUSY)
B916 D016
1-220
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Data Protection (Block Lock)
Each of the blocks in Figure 1.181 have a nonvolatile lock bit that specifies protection (block lock) against
erasing/writing. A block is locked (writing "0" for the lock bit) with the lock bit program command. Also, the lock
bit of any block can be read with the read lock bit status command.
Block lock disable enable is determined by the status of the lock bit itself and executing status of the lock bit
disable and lock bit commands.
(1) After the reset has been cancelled and the lock bit enable command executed, the specified block can
be locked/unlocked using the lock bit (lock bit data). Blocks with a "0" lock bit data are locked and cannot e
erased or written in. On the other hand, blocks with a "1" lock bit data are unlocked and can be erased or
written in.
(2) After the lock bit enable command has been executed, all blocks are unlocked regardless of lock bit data
status and can be erased or written in. In this case, lock bit data that was "0" before the block was erased is
set to "1" (unlocked) after erasing, therefore the block is actually unlocked with the lock bit.
Fig. 1.181. Block in the user area
7D00016
7E00016
BFFFF16
Block 8 : 4 Kbytes
Block 7 : 64 Kbytes
Block 6 : 64 Kbytes
Block 5 : 64 Kbytes
Block 4 : 32 Kbytes
Block 3 : 24 KbytesBlock 3 : 24 Kbytes
Block 2: 4 K byte
Block 1: 4 K byte
C000016
D000016
E000016
F000016
F800016
FE00016
FF00016
FFFFF16
Flash
memory size Flash memory
start address
260 Kbytes
7D000
C0000
16
16
User ROM area
1-221
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.80. Status register (SRD)
Sequencer status (SR7)
After power-on, the sequencer status is set to 1 (ready).
The sequencer status indicates the operating status of the device. This status bit is set to 0 (busy) during
write or erase operation and is set to 1 upon completion of these operations.
Erase Status (SR5)
The erase status reports the operating status of the automatic erase operation. If an erase error occurs, it is
set to “1”. When the erase status is cleared, it is set to “0”.
Program Status (SR4)
The program status reports the operating status of the auto write operation. If a write error occurs, it is set to
“1”. When the program status is cleared, it is set to “0”.
Status Register (SRD)
The status register indicates operating status of the flash memory and status such as whether an erase
operation or a program ended successfully or in error. It can be read by writing the read status register com-
mand (7016). Also, the status register is cleared by writing the clear status register command (5016). Table
1.80 gives the definition of each status register bit. After clearing the reset, the status register outputs “8016”.
Each SRD bit Status name
Definition
10
SR7 (bit 7) Write state machine (WSM) status Ready Busy
SR6 (bit 6) Reserved _ _
SR5 (bit 5) Erase status Terminated in error Terminated normally
SR4 (bit 4) Program status Terminated in error Terminated normally
SR3 (bit 3) Reserved _ _
SR2 (bit 2) Reserved _ _
SR1 (bit 1) Reserved _ _
SR0 (bit 0) Reserved _ _
1-222
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Table 1.81. Status register definitions for SRD1
Status Register 1 (SRD1)
Status register 1 indicates the status of serial communications, results from ID checks, and results from check
sum comparisons. It can be read after the SRD by writing the read status register command (7016). Also,
status register 1 is cleared by writing the clear status register command (5016). Table 1.81 gives the definition
of each status register 1 bit. "0016" is output when power is turned ON and the flag status is mainteined even
after the reset.
Boot Update Completed Bit (SR15)
This flag indicates whether the control program was downlaoded to the RAM or not, using the download
function.
Check Sum Consistency Bit (SR12)
This flag indicates whether the check sum matches or not when a program is downloaded for execution
using the download function.
ID Check completed Bits (SR11 and SR10)
These flags indicate the result of ID checks. Some commands cannot be accepted without an ID check.
Data Reception Time Out (SR9)
This flag indicates when a time out error is generated during data reception. If this flag is attached during
data reception, the received data is discarded and the microcomputer returns to the command wait state.
SRD 1 bits Status Name
Definition
10
SR15 (bit 7) Boot update complete bit Update completed Not completed
SR14 (bit 6) Reserved _ _
SR13 (bit 5) Reserved _ _
SR12 (bit 4) Checksum match bit Match No match
SR11 (bit 3)
SR10 (bit 2)
ID check completed bits 0 0 Not verified
0 1 Verification mismatch
1 0 Reserved
1 1 Verified
SR9 (bit 1) Data receive time out Time out Normal operation
SR8 (bit 0) Reserved _ _
1-223
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Fig. 1.182. Full status check flowchart and remedial procedure for errors
Full Status Check
Results from executed erase and program operations can be known by running a full status check. Figure
1.182 shows a flowchart of the full status check and explains how to remedy errors which occur.
Read status register
SR4=1
and SR5
=1 ?
NO
Command
sequence error
YES
SR5=0?
YES
Block erase error
NO
SR4=0?
YES
Program error
NO
End (block erase program)
Execute the clear status register command (5016)
to clear the status register. Try performing the
operation one more time after confirming that the
command is entered correctly.
Should a block erase error occur, the block in error
cannot be used.
Execute the read lock bit status command (7116)
to see if the block is locked. After removing lock,
execute write operation in the same way. If the
error still occurs, the page in error cannot be
used.
Note: When one of SR5 to SR3 is set to 1, none of the page program, block erase,
erase all unlock blocks and lock bit program commands is accepted. Execute the
1-224
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 1 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Example Circuit Application for Standard Serial I/O Modes 1 and 2
Figure 1.183 shows a circuit application for the standard serial I/O modes 1 and 2. Control pins will vary
according to programmer, therefore see the peripheral unit manual for more information.
Fig. 1.183. Example circuit application for serial I/O modes 1 and 2
RTS0(BUSY)
CLK0
R
X
D0
T
X
D0
CNVss
Clock input
BUSY output
Data input
Data output
M16C/
M30222
Flash memory
version
(1) Control pins and external circuitry will vary according to programmer. For
more information, see the programmer manual.
NMI
CNVss
RESET Reset
1-225
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 2 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Standard Serial I/O mode 2 (clock asynchronous)
In standard serial I/O mode 2, software commands, addresses and data are input and output between the MCU
and peripheral units (serial programer, etc.) using 2-wire clock-asynchronized serial I/O (UART0). Standard serial
I/O mode 2 is engaged by releasing the reset with the P61 (CLK0) pin "L" level.
The TxD0 pin is for CMOS output. Data transfer is in 8-bit units with LSB first, 1 stop bit and parity OFF.
After the reset is released, connections can be established at 9,600 bps when initial communications (Figure
1.183) are made with a peripheral unit. However, this requires a main clock with a minimum 2 MHz input oscillation
frequency. Baud rate can also be changed from 9,600 bps to 19,200, 38,400 or 57,600 bps by executing software
commands. However, communication errors may occur because of the oscillation frequency of the main clock. If
errors occur, change the main clock's oscillation frequency and the baud rate.
After executing commands from a peripheral unit that requires time to erase and write data, as with erase and
program commands, allow a sufficient time interval or execute the read status command and check how process-
ing ended, before executing the next command.
Data and status registers in memory can be read after transmitting software commands. Status, such as the
operating state of the flash memory or whether a program or erase operation ended successfully or not, can be
checked by reading the status register. Here following are explained initial communications with peripheral units,
how frequency is identified and software commands.
Initial communications with peripheral units
After the reset is released, the bit rate generator is adjusted to 9,600 bps to match the oscillation frequency of
the main clock, by sending the code as prescribed by the protocol for initial communications with peripheral
units (Figure 1.83).
(1) Transmit "B016" from a peripheral unit. If the oscillation frequency input by the main clock is 10 MHz, the
MCU with internal flash memory outputs the "B016" check code. If the oscillation frequency is anything other
than 10 MHz, the MCU does not output anything.
(2) Transmit "0016" from a peripheral unit 16 times. (The MCU with internal flash memory sets the bit rate
generator so that "0016" can be successfully received.)
(3) The MCU with internal flash memory outputs the "B016" check code and initial communications end
successfully (see Note). Initial communications must be transmitted at a speed of 9,600 bps and a transfer
interval of a minimum 15 ms. Also, the baud rate at the end of initial communications is 9,600 bps.
Note: If the peripheral unit cannot receive "B016" successfully, change the oscillation frequency of the main
clock.
1-226
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 2 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
+ : Communications possible
- : Communications not possible
Operation frequency
(MHz)
Baud rate
9600 bps
Baud rate
19200 bps
Baud rate
38400 bps
Baud rate
57600 bps
16 ++++
12 + + + -
11 + + + -
10 + + - -
8++-+
7.3728 + + + +
6+++-
5++--
4.5 + + - +
4.194304 + + + -
4++--
3.58 + + + -
3+++-
2 +---
"B0
16
"
"00
16
"
If the oscillation frequency input
by the main clock is 10 or 16 MHz,
the MCU outputs "B0
16
". If other
than 10 or 16 MHz, the MCU
does not output anything.
Peripheral
Unit MCU with internal
flash memory
(3) Transfer check code "B0
16"
"B0
16
"
"B0
16
"
"00
16
"
"00
16
"
"00
16
"
(1) Transfer "B0
16
"
(2) Transfer "00
16"
16 times
1st
2nd
At least 15ms
transfer interval
15th
16th
The bit rate generator setting completes (9600 bps)
Reset
Identifying frequency
When "0016" data is received 16 times from a peripheral unit at a baud rate of 9,600 bps, the value of the bit
rate generator is set to match the operating frequency (2 - 10 MHz). The highest speed is taken from the first 8
transmissions and the lowest from the last 8. These values are then used to calculate the bit rate generator
value for a baud rate of 9,600 bps.
Baud rate cannot be attained with some operating frequencies. Table 1.182 gives the operation frequency and
the baud rate that can be attained for.
Table 1.82. Operation frequency and baud rate
Figure 1.83. Peripheral unit and initial communication
1-227
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 2 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Software Commands
Table 1.183 lists software commands. In the standard serial I/O mode 2, erase operations, programs and
reading are controlled by transferring software commands via the RxD0 pin. Standard serial I/O mode 2 adds
four transmission speed commands - 9,600, 19,200, 38,400 and 57,600 bps - to the software commands of
standard serial I/O mode 1. Software commands are explained here below.
Table 1.183. Software commands (Standard serial I/O mode Page Read Command
Control
command
2nd
byte
3rd
byte
4th
byte
5th
byte
6th
byte
When ID is
not verified
1 Page read FF
16
Address
(middle)
Address
(high)
Data
output
Data
output
Data
output
Data output
to 259th byte
Not
acceptable
2 Page program 41
16
Address
(middle)
Address
(high)
Data input Data
input
Data
input
Data input to
259th byte
Not
acceptable
3 Block erase 20
16
Address
(middle)
Address
(high)
D0
16
Not
acceptable
4 Erase all
unlocked blocks
A7
16
D0
16
Not
acceptable
5 Read status
register
70
16
SRD
output
SRD
output
Acceptable
6 Clear status
register
50
16
Not
acceptable
7 Read lock bit
status
71
16
Address
(middle)
Address
(high)
Lock bit
data output
Not
acceptable
8 Lock bit
program
77
16
Address
(middle)
Address
(high)
D0
16
Not
acceptable
9 Lock bit enable 7A
16
Not
acceptable
10 Lock bit disable 75
16
Not
acceptable
11 ID check
function
F5
16
Address
(low)
Address
(middle)
Address
(high)
ID size ID1 ID7 Acceptable
12 Download
function
FA
16
Size
(low)
Size
(high)
Check sum Data
input
As
required
Not
acceptable
13 Version data
output function
FB
16
Version
data
output
Version
data
output
Version
data output
Version
data
output
Version
data
output
Version data
output to 9th
byte
Acceptable
14 Boot ROM area
output function
FC
16
Address
(middle)
Address
(high)
Data output Data
output
Data
output
Data output
to 259th byte
Not
acceptable
15 Read CRC data FD
16
CRC
data
(Low)
CRC
data
(High)
Not
acceptable
16 Word Read FE
16
Address
(low)
Address
(middle)
Address
(high)
Not
acceptable
17 Word Program 40
16
Address
(low)
Address
(middle)
Address
(high)
Not
acceptable
18 Exit B9
16
Acceptable
19 Baud rate 9600 B0
16
B0
16
Acceptable
20 Baud rate
19200
B1
16
B1
16
Acceptable
Note 1: The shaded areas indicate a transfer from flash MCU to serial programmer. All other data is
transferred from programmer to MCU.
Note 2: SRD to Status Register Data. SRD1 refers to Status Register 1 Data.
Note 3: All commands are accepted if the reset vector is blank.
21 Baud rate
38400
B2
16
B2
16
Acceptable
22 Baud rate
57600
B3
16
B3
16
Acceptable
1-228
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 2 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(1) Page Read Command
This command reads the specified page (256 bytes) in the flash memory sequentially one byte at a time.
Execute the page read command as explained here following.
(1) Transfer the “FF16” command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) From the 4th byte onward, data (D0–D7) for the page (256 bytes) specified with addresses A8 to A23 will
be output sequentially from the smallest address first in sync with the rise of the clock.
Figure 1.184. Timing for page read
data0 data255
RxD1
TxD1
A8 to
A15 A16 to
A23
FF16
(M16C receive data)
(M16C transmit data)
(2) Page Program Command
This command writes the specified page (256 bytes) in the flash memory sequentially one byte at a time.
Execute the page program command as explained here following.
(1) Transfer the “4116” command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) From the 4th byte onward, as write data (D0–D7) for the page (256 bytes) specified with addresses A8 to
A23 is input sequentially from the smallest address first, that page is automatically written.
When the reception setup for the next 256 bytes ends, the RTS1 (BUSY) signal changes from the "H" to the
"L" level. The result of the page program is known by reading the status register. Each block can be write
protected with the lock bit. Additional writing is not allowed with the pages programmed already.
Figure 1.185. Timing for the page program
RxD1
TxD1
A8 to
A15 A16 to
A23
4116 data0 data255
(M16C receive data)
(M16C transmit data)
1-229
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 2 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(3) Block Erase Command
This command erases the data in the specified block. To execute the block erase command :
(1) Transfer the “2016” command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) Transfer the verify command code “D016” with the 4th byte. With the verify command code, the erase
operation will start for the specified block in the flash memory. Write the highest address of the specified
block for addresses A16 to A23.
When block erase ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level. Afterward, the result
of the block erase operation is known by reading the status register. Each block can be erase-protected with
the lock bit.
A8 to
A15 A16 to
A23
2016 D016
RxD1
TxD1
(M16C receive data)
(M16C transmit data)
(4) Erase All Unlocked Blocks Command
This command erases the content of all blocks. Execute the erase all blocks command as explained here
following.
(1) Transfer the “A716” command code with the 1st byte.
(2) Transfer the verify command code “D016” with the 2nd byte. With the verify command code, the erase
operation will start and continue for all blocks in the flash memory.
When block erasing ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level. The result of the
erase operation is known be reading the status register. Each block can be erase protected with the lock bit.
Figure 1.187. Timing for erasing all unlocked blocks
RxD1
TxD1
A7
16
D0
16
(M16C transmit data)
(M16C receive data)
Figure 1.188. Timing for block erase
1-230
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 2 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(5) Read Status Register Command
This command reads status information. When the “7016” command code is sent with the 1st byte, the
contents of the status register (SRD) specified with the 2nd byte and the contents of status register 1 (SRD1)
specified with the 3rd byte are read.
(6) Clear Status Register Command
This command clears the bits (SR3–SR5) which are set when the status register operation ends in error.
When the “5016” command code is sent with the 1st byte, bits SR3-SR5 are cleared.
When the clear status register operation ends, the RTS1 (BUSY) signal changes from the "H" to the "L"
Figure 1.188. Timing for reading the status register
SRD
output SRD1
output
RxD1
TxD1
7016
(M16C receive data)
(M16C transmit data)
level.
RxD1
TxD1
5016
(M16C receive data)
(M16C transmit data)
(7) Read Lock Bit Status Command
This command reads the lock bit status of the specified block. To execute the lock bit status command:
(1) Transfer the "7116" command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) The lock bit data of the specified block is output with the 4th byte. Write the highest address of the
specified block for address A8 to A23.
Figure 1.190. Timing for lock bit status
A8 to
A15 A16 to
A23
7116
RxD1
TxD1
(M16C transmit data)
(M16C receive data)
D016
1-231
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 2 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(8) Lock Bit Program Command
This command writes "0" (lock) for the lock bit of the specified block. To execute the lock bit program
command :
(1) Transfer the "7716" command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes.
(3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, "0" is written
for the lock bit of the specified block. Write the highest address of the specified block for address A8 to A23.
When writing ends, RTS1 (BUSY) signal changes from the "H" to "L". Lock bit status can be read with the
read lock bit status command.
A
8
to
A
15
A
16
to
A
23
77
16
D0
16
RxD1
TxD1
(M16C transmit data)
(M16C receive data)
Figure 1.191. Timing for the lock bit program
(9) Lock Bit Enable Command
This command enables the write protect bit by clearing the write protect bit of the Flash Memory Control
register. The command code "7A16" is sent with the 1st byte of the serial transmission. This command only
enables the lock bit function; It does not set the lock block bit itself.
RxD1
TxD1
7A16
(M16C receive data)
(M16C transmit data)
Figure 1.192. Timing for enabling the lock bit
(10) Lock Bit Disable Command
This command disables the lock bit. The command code "7516" is sent with the 1st byte of the serial
transmission. This command only disables the lock bit function; It does not set the lock bit itself. However,
if an erase command is executed after executing the lock bit disable command, "0" (locked) lock bit data is
set to "1" (unlocked) after the erase operation ends. In any case, after the reset is cancelled, the lock bit is
enabled.
RxD1
TxD1
7516
(M16C receive data)
(M16C transmit data)
Figure 1.193. Timing for disabling the lock bit
1-232
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 2 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(11) ID Check
This command checks the ID code. To execute the boot ID check command:
(1) Transfer the “F516” command code with the 1st byte.
(2) Transfer addresses A0 to A7, A8 to A15 and A16 to A23 of the 1st byte of the ID code with the 2nd, 3rd and
4th bytes respectively.
(3) Transfer the number of data sets of the ID code with the 5th byte.
(4) The ID code is sent with the 6th byte onward, starting with the 1st byte of the code.
Figure 1.194. Timing for the ID check
ID size ID1 ID7
RxD1
TxD1
F5
16
DF
16
FF
16
0F
16
(M16C transmit data)
(M16C receive data)
ID Code
When the flash memory is not blank, the ID code sent from the peripheral units and the ID code written in the
flash memory are compared to see if they match. If the codes do not match, the command sent from the
peripheral units is not accepted. An ID code contains 8 bits of data. Area is, from the 1st byte, addresses
0FFFDF16, 0FFFE316, 0FFFEB16, 0FFFEF16, 0FFFF316, 0FFFF716 and 0FFFFB16. Write a program into
the flash memory, which already has the ID code set for these addresses.
Figure 1.195. ID code storage addresses
Reset
Watchdog timer vector
Single step vector
Address match vector
BRK instruction vector
Overflow vector
Undefined instruction vector
ID7
ID6
ID5
ID4
ID3
ID2
ID1
DBC vector
NMI vector
0FFFFF16
0FFFFC16
0FFFFB16 to 0FFFF816
0FFFF716 to 0FFFF416
0FFFF316 to 0FFFF016
0FFFEF16 to 0FFFEC16
0FFFEB16 to 0FFFE816
0FFFE716 to 0FFFE416
0FFFE316 to 0FFFE016
0FFFDF16 to 0FFFDC16
4 bytes
Address
to
1-233
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 2 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(13) Version Information Output Command
This command outputs the version information of the control program stored in the boot area. To execute
the version information output command:
(1) Transfer the “FB16” command code with the 1st byte.
(2) The version information will be output from the 2nd byte onward. This data is composed of 8 ASCII code
characters.
(12) Download Command
This command downloads a program to the RAM for execution. To execute the download command:
(1) Transfer the “FA16” command code with the 1st byte.
(2) Transfer the program size with the 2nd and 3rd bytes.
(3) Transfer the check sum with the 4th byte. The check sum is added to all data sent with the 5th byte
onward.
(4) The program to execute is sent with the 5th byte onward.
When all data has been transmitted, if the check sum matches, the downloaded program is executed. The
size of the program will vary according to the internal RAM.
Figure 1.196. Timing for download
Figure 1.197. Timing for version information output
FA
16 Program
data Program
data
Data size (high)
Data size (low)
Check
sum
RxD1
TxD1
(M16C transmit data)
(M16C receive data)
FB16
'X'
'V' 'E' 'R'
RxD1
TxD1
(M16C transmit data)
(M16C receive data)
1-234
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 2 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Figure 1.189. Timing for clearing the status register
(14) Boot ROM Area Output Command
This command outputs the control program stored in the boot ROM area in one page blocks (256 bytes). To
execute the boot ROM area output command:
(1) Transfer the “FC16” command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) From the 4th byte onward, data (D0–D7) for the page (256 bytes) specified with addresses A8 to A23 will
be output sequentially from the smallest address first, in sync with the rise of the clock.
Figure 1.198. Timing for Boot ROM area output
data0 data255
RxD1
TxD1
A8 to
A15 A16 to
A23
FC16
(M16C transmit data)
(M16C receive data)
(15) Read CRC Data
This command reads the CRC data that confirms that the write data sent with the page program command
was successfully received.
(1) Transfer the "FD16" command code with the 1st byte.
(2) The CRC data (low) is received with the 2nd byte and the CRC data (high) with the 3rd byte.
To use this command, first execute the command and then initialize the check data. Next, execute the page
program command the required number of times. After the read CRC command is executed again, the CRC
data for all the read data that was sent with the page program command is read. The CRC data is the result
of CRC operation of write data.
RxD1
TxD1
FD
16
(M16C receive data)
(M16C transmit data)
CRC data (low) CRC data (high)
Figure 1.199. Timing for the read CRC data
1-235
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 2 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(16) Word Read Program
This command reads the word from the specific address. To execute the word read command:
(1) Transfer the "FE16" command code with the 1st byte.
(2) Transfer the 3 byte address starting with the A0-A8 with the next 3 bytes.
(3) The MCU transfers the byte at the specific address.
(4) The MCU transfers the byte at the specific address +1.
Note: The specified address may be odd or even (A0=0 or 1) and be any value withing the 1M address
space.
Low
FE16
RxD0
TxD0
Address Address
Middle Address
High
1st half 2nd half
of word of word
Figure 1.200. Timing for Word read program
(17) Word Program
This command writes the word in the flash memory. To execute the word program command:
(1) Transfer the "4016" with the 1st byte.
(2) Transfer the 3 byte address starting with the A0-A8 with the next 3 bytes.
(3) Transfer the 1st half of the word to be written in the lower address (A0=0).
(4) Transfer the 2nd half of the word to be written in the higher address (A0=1).
Note: The specified address must be even (A0=0).
Low
4016
RxD0
TxD0
Address Address
Middle Address
High 1st half 2nd half
of word of word
(18) Exit Command
This command does a software reset by writing a "1" to bit 3 of the Processor Mode register 0. To execute
the Exit command:
(1) Transfer "B916" with the 1st byte.
(2) Transfer the confirm command code "D016" in the 2nd byte.
If the CNVss line is low, the MCU will reset in normal mode and begin execution of the user code. If CNVss
is high, the MCU will reset back into boot mode and begin execution at 7E00016 again.
Figure 1.201. Timing for Word program
RxD1
TxD1
B9
16
D0
16
Figure 1.202. Timing for Exit command
1-236
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 2 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(19) Baud Rate 9600
This command changes baud rate to 9,600 bps. To execute:
(1) Transfer the "B016" command code with the 1st byte.
(2) After the "B016" check code is output with the 2nd byte, change the baud rate to 9,600 bps.
Figure 1.203. Timing of baud rate 9600
(20) Baud Rate 19200
This command changes baud rate to 19,200 bps. Execute it as follows.
(1) Transfer the "B116" command code with the 1st byte.
(2) After the "B116" check code is output with the 2nd byte, change the baud rate to 19,200 bps.
RxD1
TxD1
B0
16
(M16C receive data)
(M16C transmit data) B0
16
Figure 1.204. Timing of baud rate 19200
(21) Baud Rate 38400
This command changes baud rate to 38,400 bps. Execute it as follows.
(1) Transfer the "B216" command code with the 1st byte.
(2) After the "B216" check code is output with the 2nd byte, change the baud rate to 38,400 bps.
Figure 1.205. Timing of baud rate 38400
RxD1
TxD1
B1
16
(M16C receive data)
(M16C transmit data)
B1
16
RxD1
TxD1
B2
16
(M16C receive data)
(M16C transmit data) B2
16
1-237
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
Serial I/O Mode 2 (Flash Memory Version)
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(22) Baud Rate 57600
This command changes baud rate to 57,600 bps. Execute it as follows.
(1) Transfer the "B316" command code with the 1st byte.
(2) After the "B316" check code is output with the 2nd byte, change the baud rate to 57,600 bps.
Figure 1.206. Timing of baud rate 57600
RxD1
TxD1
B316
(M16C receive data)
(M16C transmit data) B316
Example Circuit Application for the Standard Serial I/O Modes 1 and 2
Figure 1.207 shows a circuit application for the standard serial I/O modes 1 and 2. Control pins will vary
according to programmer, therefore see the peripheral unit manual for more information.
Fig. 1.207. Example circuit application for serial I/O modes 1 and 2
RTS0(BUSY)
CLK0
RXD0
TXD0
CNVss
Clock input
BUSY output
Data input
Data output
M16C/
M30222
Flash memory
version
(1) Control pins and external circuitry will vary according to programmer. For
more information, see the programmer manual.
NMI
CNVss
RESET Reset
