Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 1 Introduction 1.1 Features * * * * * * * * * * * * 8 channel Programmable Audio Digital Signal Processor (DSP) 135-MHz Maximum Speed, >2800 Processing Cycles Per Sample at 48 kHz Sample Rates of 32 kHz to 192 kHz 48-Bit Data Path and 28-Bit Coefficients Single-Cycle, 76-Bit Multiply Accumulate Five Simultaneous Operations Per Clock Cycle 1022 Words of 48-Bit Data Memory 1022 Words of 28-Bit Coefficient Memory 3K Words of 54-Bit Program RAM 5.88K Words of 24-Bit Delay Memory (122.5 ms at 48 kHz) 15 Stereo/TDM Data Formats Independent Input/Output Data Formats * * * * * * * * * 16-, 20-, 24-, and 32-Bit Word Sizes 64-fS, 128-fS, 192-fS, and 256-fS SCLK to Support Discrete 4 channel TDM, 6 channel TDM, and 8 channel TDM Data-Transfer Formats Two I2C Ports for Slave or Master Download Soft Volume Controller Dither Generator Efficient log2/2x Estimator Single 3.3-V Power Supply 38-Pin Thin Shrink Small-Outline Package (TSSOP) (DCP) AEC-Q100 (Grade 2: -40C to 105C) Compliant for Automotive Applications (TAS3108IA) 1.2 Applications * * * * Automotive Sound Systems Digital Televisions Home Theater Systems Mini-Component Audio TAS3108/TAS3108IA SDIN1 SDIN2 SDIN3 SDIN4 MCLK LRCLK SCLKIN SCLKOUT1 SCLKOUT2 Serial Audio Input Port PLL and Clock Control Audio DSP Core 8 8 48-Bit Data Path 28-Bit Coefficients 76-Bit MAC Serial Audio Output Port SDOUT1 SDOUT2 SDOUT3 SDOUT4 3K Code RAM 1K Data RAM 1K Coeff. RAM 5.8K Delay RAM Boot ROM Volume Update 8051 MCU I2C Port #1 I2C Port #2 I2C Interface 8-Bit Microprocessor 256 IRAM 2K ERAM 12K Code RAM B0074-01 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this document. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright (c) 2005-2007, Texas Instruments Incorporated Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 Contents 1 2 3 Introduction ............................................... 1 Features .............................................. 1 7.1 Clock Control Register (0x00) 1.2 Applications ........................................... 1 7.2 7.3 Status Register (0x02) .............................. 41 I2C Memory Load Control and Data Registers (0x04 and 0x05) ............................................ 42 7.4 Memory Access Registers (0x06 and 0x07) Functional Description 3 Device Description .................................... 3 2.2 Power Supply ......................................... 4 2.3 Clock Control ......................................... 4 2.4 Serial Audio Ports (SAPs) ............................ 4 2.5 M8051Warp Microprocessor.......................... 4 2.6 I2C Control Interface .................................. 4 2.7 Audio DSP Core ...................................... 5 ............................... Terminal Assignments ................................ Terminal Descriptions ................................ Reset (RESET) ....................................... Power-On Reset (RESET)............................ Power Down (PDN) ................................... I2C Bus Control (CS0) ................................ Programmable General Purpose I/O (GPIO) ......... Input and Output Serial Audio Ports .................. 8 ...................... ........ 38 43 Electrical Specifications .............................. 44 8.1 8.2 8.3 Absolute Maximum Ratings Over Operating Temperature Range (unless otherwise noted) ...... 44 Package Dissipation Ratings (TAS3108/TAS3108IA) .............................. 44 Recommended Operating Conditions (TAS3108/TAS3108IA) .............................. 44 Physical Characteristics 6 3.1 6 8.4 Electrical Characteristics (TAS3108/TAS3108IA) ... 45 7 8.5 Timing Characteristics............................... 46 7 8.5.1 8.5.2 9 Master Clock Signals (TAS3108/TAS3108IA) ..... Serial Audio Port Slave Mode Signals (TAS3108/TAS3108IA) .............................. 8.5.3 Serial Audio Port Master Mode Signals (TAS3108/TAS3108IA) .............................. 8.5.4 Pin-Related Characteristics of the SDA and SCL I/O Stages for F/S-Mode I 2C-Bus Devices .......... Algorithm and Software Development Tools for TAS3108/TAS3108IA ................................... 18 Clock Controls .......................................... 19 Microprocessor Controller .......................... 27 .............. Application Information ............................... 9.1 Schematics .......................................... 9.2 Recommended Oscillator Circuit .................... 3.4 3.5 3.6 3.7 3.8 6.1 6.2 6.3 2 ................................. 2.1 3.3 5 6 I2C Register Map ........................................ 37 1.1 3.2 4 7 ............................. 2 Detailed I C Operation .............................. I2C Master-Mode Device Initialization .............. General I2C Operations Contents 8 8 8 8 28 29 8.5.6 Reset Timing (TAS3108/TAS3108IA) 9 9.3 46 47 48 49 51 53 53 55 Recommended PCB Design for TAS3108IA Applications ......................................... 55 31 Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 2 Functional Description 2.1 Device Description The TAS3108 and TAS3108IA are fully programmable high-performance audio processors. The devices use an efficient, custom, multi-instruction programming environment optimized for digital audio processing algorithms. The TAS3108/TAS3108IA architecture provides high-quality audio processing by using a 48-bit data path, 28-bit filter coefficients, and a single-cycle 28 x 48-bit multiplier with a 76-bit accumulator. An embedded 8051 microprocessor provides algorithm and data control for the TAS3108/TAS3108IA. The TAS3108 is the commercial version intended for home audio and other commercial applications. The TAS3108IA is the automotive version that is qualified for use in automotive applications. Audio DSP Core 28 8 Channels SDIN1 Coef. RAM (1022 y 28) SDIN2 SDIN3 SDIN4 Serial Audio Port Data Path 48 SDOUT1 Data RAM (1022 y 48) SDOUT2 SDOUT3 8 Channels SDOUT4 48 MCLK Memory Interface LRCLK SCLKIN Clock Control Controller Code RAM (3K y 54) 54 SCLKOUT1 SCLKOUT2 Microprocessor Core Internal Data RAM (256 y 8) External Data RAM (2048 y 8) Code RAM (12K y 8) Delay Memory (5.8K y 24) 8 8-Bit MCU (8051) 8 Control Registers Volume Update 2ySDA 8 I2C Control Interface 2ySCL CSO GPIO Code ROM Power Supply AVDD DVDD B0075-01 Figure 2-1. Expanded TAS3108/TAS3108IA Functional Block Diagram Submit Documentation Feedback Functional Description 3 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 2.2 Power Supply The power supply contains supply regulators that provide analog and digital regulated power for various sections of the TAS3108/TAS3108IA. Only one external 3.3-V supply is required. All other voltages are generated on-chip from the external 3.3-V supply. 2.3 Clock Control The TAS3108/TAS3108IA can be an audio data clock-master or clock-slave device. In clock-master mode, it generates MCLK, SCLK, and LRCLK. In clock-slave mode, it accepts MCLK, SCLK, and LRCLK. It can generate or accept master clocks from 6 MHz to 24.576 MHz. Master or slave operation is set via I2C register 0x00. The TAS3108/TAS3108IA can use a 6-MHz to 20-MHz crystal or a 6-MHz to 24.576-MHz, 3.3-V MCLKI digital input as the master clock in either clock-master or clock-slave mode. In clock-slave mode, the master clock frequency does not need to be an integer multiple of the sample rate. The TAS3108/TAS3108IA does not support clock error detection. If a clock error occurs, the TAS3108/TAS3108IA does not prevent invalid data or clocks from being output. This means that the application system must be designed to handle clock errors. 2.4 Serial Audio Ports (SAPs) Serial audio data is input via pins SDIN1, SDIN2, SDIN3, and SDIN4. Serial audio data is output on pins SDOUT1, SDOUT2, SDOUT3, and SDOUT4. The TAS3108/TAS3108IA accepts 32-, 44.1-, 48-, 88.2-, 96-, 176.4-, or 192-kHz serial data as 16-, 20-, 24-, or 32-bit data in left justified, right justified, or I2S serial data formats. All four ports accommodate these three 2 channel data formats. In addition to supporting the 2 channel formats, SDIN1 and SDOUT1 also provide support for time-division multiplex (TDM) data formats of 4, 6, or 8 channels. The data formats are selectable via I2C register 0x00. All input channels must use the same data format. All output channels must use the same data format. However, the input and output formats can be different. 2.5 M8051Warp Microprocessor The M8051Warp (8051) microprocessor controls I2C reads and writes and participates in some audio processing tasks requiring multiframe (fS period) processing cycles. The 8051 processor performs some control calculations and exchanges data between the audio DSP core and the I2C interface. It also provides mode control for the SAP interface and clock control. The microcode can program the GPIO pin for post-boot-up operation to be an input or an output. For more information, see the TAS3108/TAS3108IA Firmware Programmer's Guide (SLEU067). 2.6 I2C Control Interface The TAS3108/TAS3108IA has an I2C slave-only interface (SDA1 and SCL1) for receiving commands and providing status to the system controller, and a separate master I2C interface (SDA2 and SCL2) to download programs and data from external memory such as an EEPROM. See Section 6 for more information. 4 Functional Description Submit Documentation Feedback Not Recommended for New Designs www.ti.com TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 2.7 Audio DSP Core The audio DSP core arithmetic unit is a fixed-point computational engine consisting of an arithmetic unit and data and coefficient memory blocks. The primary features of the audio DSP core are: * 48-bit data path with 76-bit accumulator * Hardware multiplier (28 bit x 48bit) * Read/write single-cycle memory access * Input is 48-bit 2s-complement data multiplexed in from the SAP immediately following an LRCLK pulse. * Output is 32-bit 2s-complement data on four buses. * Separate control for writing to delay memory * Separate coefficient memory (28 bit) and data memory (48 bit) * Linear feedback shift register (LFSR) is a random-number generator that can be used to dither the audio. * Coefficient RAM, data RAM, LFSR seed, program counter, and memory pointers are all mapped into the same 5.88K memory space for convenient addressing by the microprocessor. * Memory interface block contains four pointers - two for data memory and two for coefficient memory. The audio DSP core is used to implement all audio processing functions. Submit Documentation Feedback Functional Description 5 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 3 Physical Characteristics 3.1 Terminal Assignments DCP PACKAGE (TOP VIEW) AVSS VR_PLL XTALI XTALO MCLKI MICROCLK_DIV CS0 GPIO DVDD DVSS SDIN1 SDIN2 SDIN3 SDIN4 SDA1 SCL1 SDA2 SCL2 LRCLK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 AVDD RESERVED PLL2 PLL1 PLL0 RESERVED RESET PDN DVDD DVSS VR_DIG SDOUT1 SDOUT2 SDOUT3 SDOUT4 SCLKOUT2 SCLKOUT1 MCLKO SCLKIN P0033-01 6 Physical Characteristics Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 3.2 Terminal Descriptions TERMINAL NAME NO. INPUT/ OUTPUT (1) AVDD 38 I AVSS 1 CS0 7 I DVDD 9, 30 I DVSS 10, 29 PULLUP/ PULLDOWN (2) DESCRIPTION Analog power supply (3.3 V) Analog ground Pulldown Chip select Digital power supply input (3.3 V) Digital ground GPIO 8 I/O Pullup LRCLK 19 I/O Pulldown MCLKIN 5 I GPIO control (user programmable) Sample rate clock (fS) Master clock input (connect to ground when not in use) MCLKO 21 O MICROCLK_DIV 6 I Pulldown PDN 31 I Pullup Power down. Powers down all logic and stops all clocks, active low. Coefficient memory remains stable through the power-down cycle. PLL0 34 I Pullup PLL control 0 PLL1 35 I Pulldown PLL control 1 PLL2 36 I Pullup PLL control 2 RESERVED 33, 37 RESET 32 I Pullup Reset, active low SCL1 16 I/O I2C port 1 clock (always a slave) SCL2 18 I/O I2C port 2 clock (always a master) SCLKIN 20 I SCLKOUT1 22 O Bit clock 1 out. Used to receive input serial data. (1) (2) Master clock output Internal microprocessor clock divide control Reserved. Connect to ground Pulldown Bit clock input SCLKOUT2 23 O Bit clock 2 out. Used to clock output serial data. SDA1 15 I/O I2C port 1 data (always a slave) SDA2 17 I/O I2C port 2 data (always a master) SDIN1 11 I Pulldown Serial data input 1 SDIN2 12 I Pulldown Serial data input 2 SDIN3 13 I Pulldown Serial data input 3 SDIN4 14 I Pulldown Serial data input 4 SDOUT1 27 O Serial data output 1 SDOUT2 26 O Serial data output 2 SDOUT3 25 O Serial data output 3 SDOUT4 24 O Serial data output 4 VR_PLL 2 XTALI 3 O Oscillator input (connect to ground when not in use) XTALO 4 O Oscillator output VR_DIG 28 Internal regulator. This pin must not be used to power external devices. Internal regulator. This pin must not be used to power external devices. I = input, O = output All pullups are 20-A weak pullups, and all pulldowns are 20-A weak pulldowns. The pullups and pulldowns are included to ensure proper input logic levels if the terminals are left unconnected (pullups logic 1 input; pulldowns logic 0 input). Devices that drive inputs with pullups must be able to sink 20 A while maintaining a logic-0 drive level. Devices that drive inputs with pulldowns must be able to source 20 A while maintaining a logic-1 drive level. 3.3 Reset (RESET) The RESET pin is an asynchronous control signal that restores all TAS3108/TAS3108IA components to the default configuration. When a reset occurs, the audio DSP core is put into an idle state and the 8051 starts initialization. A valid MCLKI or XTLI must be present when clearing the RESET pin to initiate a device reset. A reset can be initiated by applying a logic 0 on RESET. A reset can also be issued at power turnon by the three internal power supplies. Submit Documentation Feedback Physical Characteristics 7 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 As long as RESET is held LOW, the device is in the reset state. During reset, all I2C and serial data bus operations are ignored. The I2C interface SCL and SDA lines go into a high-impedance state and remain in that state until device initialization has completed. The rising edge of the reset pulse begins the initialization housekeeping functions of clearing memory and setting the default register values. Once these are complete, the TAS3108/TAS3108IA enables its master I2C interface and disables its slave I2C interface. Then the TAS3108/TAS3108IA looks for an EEPROM as described in Section 2.6, I 2C Control Interface. 3.4 Power-On Reset (RESET) On power up, it is recommended that the TAS3108/TAS3108IA RESET be held LOW until DVDD has reached 3.3 V. This can be done by programming the system controller or by using an external RC delay circuit. The 1-k and 1-F values provide a delay of approximately 200 s. The values of R and C can be adjusted to provide other delay values as necessary. 3.5 Power Down (PDN) PDN is a user-firmware-definable pin that is programmed in the default TAS3108 and TAS3108IA configuration to stop all clocks in the TAS3108/TAS3108IA, while preserving the state of the device. For more information, see TAS3108/TAS3108IA Firmware Programmer's Guide (SLEU067). 3.6 I2C Bus Control (CS0) The TAS3108/TAS3108IA has a control to specify the slave and master I2C address. This control permits up to two TAS3108/TAS3108IA devices to be placed in a system without external logic. See Section 6.2 for a complete description of this pin. 3.7 Programmable General Purpose I/O (GPIO) The TAS3108/TAS3108IA has one GPIO pin that is 8051 firmware programmable. On power up or following a reset, the GPIO pin becomes an input. Afterwards, the microprocessor can program the GPIO as an input or an output. For more information, see TAS3108/TAS3108IA Firmware Programmer's Guide (SLEU067). 3.7.1 No EEPROM is Present or a Memory Error Occurs Following reset or power-up initialization with the EEPROM not present or if a memory error occurs, the TAS3108/TAS3108IA is in one of two modes, depending on the setting of the GPIO pin. * GPIO pin is logic HIGH (through a 20-k resistor) With the GPIO pin held HIGH during initialization, the TAS3108/TAS3108IA comes up in the default configuration with the serial data outputs not active. Once the TAS3108/TAS3108IA has completed the default initialization procedure and after the status register is updated and the I2C slave interface is enabled, the GPIO pin is an output and is driven LOW. Following the HIGH-to-LOW transition of the GPIO pin, the system controller can access the TAS3108/TAS3108IA through the I2C interface and read the status register to determine the load status. If a memory-read error occurs, the TAS3108/TAS3108IA reports the error in the status register (I2C subaddress 0x02). * GPIO pin is logic LOW (through a 20-k resistor) With GPIO pin held LOW during initialization, the TAS3108/TAS3108IA comes up in an I/O test configuration. In this case, once the TAS3108/TAS3108IA completes its default test initialization procedure, the status register is updated, the I2C slave interface is enabled, and the TAS3108/TAS3108IA streams audio unaltered from input to output as SDIN1 to SDOUT1, SDIN2 to SDOUT2, etc. In this configuration, the GPIO pin is an output signal that is driven LOW. If the external logic is no 8 Physical Characteristics Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 longer driving the GPIO pin low after the load has completed (~100 ms following a reset if no EEPROM is present), the state of the GPIO pin can be observed. Then the system controller can access the TAS3108/TAS3108IA through the I2C interface and read the status register to determine the load status. If the GPIO pin state is not observed, the only indication that the device has completed its initialization procedure is that the TAS3108/TAS3108IA streams audio and the I2C slave interface has been enabled. 3.7.2 GPIO Pin Function After Device Is Programmed Once the TAS3108/TAS3108IA has been programmed, either through a successful boot load or via slave I2C download, the operation of GPIO can be programmed to be an input and/or output. 3.8 Input and Output Serial Audio Ports The TAS3108/TAS3108IA supports system architectures that require data format conversions between TDM and non-TDM of the same format type without the need for additional glue logic. In addition, the TAS3108/TAS3108IA supports data format conversions between right justified and I2S and between left justified and I2S. All the supported conversions are listed in Table 3-1. If the input port is configured for a TDM format, only SDIN1 is active. If a TDM format is selected for the output port, only SDOUT1 is active. Table 3-1. Supported Conversions INPUT SAP (SDIN1, SDIN2, SDIN3, SDIN4) OUTPUT SAP (SDOUT1, SDOUT2, SDOUT3, SDOUT4) 2 channel left justified TDM left justified 2 channel left justified 2 channel I2S TDM left justified 2 channel left justified 2 channel I2S TDM I2S 2 2 channel I2S TDM I S 2 Submit Documentation Feedback 2 channel I S 2 channel leftjustified 2 channel I2S 2 channel right justified 2 channel right justified 2 channel I2S Physical Characteristics 9 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 Table 3-2. Serial Data Input and Output Formats MODE INPUT CONTROL IM[3:0] 0000 2 channel 0001 0010 Time-division multiplexed (4, 6, or 8 channel) OUTPUT CONTROL OM[3:0] SERIAL FORMAT WORD LENGTHS 0000 Left justified 16, 20, 24, 32 0001 Right justified 16, 20, 24, 32 0010 I2S 16, 20, 24 0011 0011 8 channel left justified 16, 20, 24, 32 0110 0110 8 channel I2S 16, 20, 24 0100 0100 6 channel left justified 16, 20, 24, 32 2 0111 0111 6 channel I S 16, 20, 24 0101 0101 4 channel left justified 16, 20, 24, 32 1000 1000 4 channel I2S 16, 20, 24 DATA RATES (kHz) MAX SCLK 32-192 12.288 32-96 MCLK 32-48 crystal 24.576 MCLK 12.288 crystal 32-96 18.432 32-192 MCLK 32-96 crystal 24.576 MCLK 12.288 crystal Output Port Word Size Input Port Word Size I I I I 15 0x00 31 S Slave Addr Ack Subaddr Ack 24 xxxxxxxx 23 Ack 14 13 XX 16 xxxxxxxx 11 10 15 Ack 8 IW[2:0] OW[2:0] DWFMT (Data Word Format) 8 7 DWFMT Ack 7 4 0 IOM Ack 3 0 IM[3:0] OM[3:0] Input Port Format Output Port Format R0003-01 Figure 3-1. Serial Data Controls Table 3-3. Serial Data Input and Output Data Word Sizes 10 Physical Characteristics IW1, OW1 IW0, OW0 FORMAT 0 0 32-bit data 0 1 16-bit data 1 0 20-bit data 1 1 24-bit data Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 Following a reset, ensure that the clock register (0x00) is written before performing volume, treble, or bass updates. Commands to reconfigure the SAP can be accompanied by mute and unmute commands for quiet operation. However, care must be taken to ensure that the mute command has completed before the SAP is commanded to reconfigure. Similarly, the TAS3108/TAS3108IA should not be commanded to unmute until after the SAP has completed a reconfiguration. The reason for this is that an SAP configuration change while a volume or bass or treble update is taking place can cause the update not to be completed properly. When the TAS3108/TAS3108IA is transmitting serial data, it uses the negative edge of SCLK to output a new data bit. The TAS3108/TAS3108IA samples incoming serial data on the rising edge of SCLK. The TAS3108/TAS3108IA only supports TDM, left justified, right justified, and I2S formats. 2 channel I 2S Timing 3.8.1 In 2 channel I2S timing, LRCLK is LOW when left channel data is transmitted and HIGH when right channel data is transmitted. SCLK is a bit clock running at 64 x fS, which clocks in each bit of the data. There is a delay of one bit clock from the time the LRCLK signal changes state to the first bit of data on the data lines. The data is written MSB first and is valid on the rising edge of the bit clock. The TAS3108/TAS3108IA masks unused trailing data-bit positions. 2-Channel I2S (Philips Format) Stereo Input/Output 32 Clks LRCLK (Note Reversed Phase) 32 Clks Left Channel Right Channel SCLK SCLK MSB 24-Bit Mode 23 22 LSB 9 8 5 4 5 4 1 0 1 0 1 0 MSB LSB 23 22 9 8 5 4 19 18 5 4 1 0 15 14 1 0 1 0 20-Bit Mode 19 18 16-Bit Mode 15 14 T0034-04 Figure 3-2. I2S 64-fS Format Submit Documentation Feedback Physical Characteristics 11 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 3.8.2 2 Channel Left Justified Timing In 2 channel left justified timing, LRCLK is HIGH when left channel data is transmitted and LOW when right channel data is transmitted. SCLK is a bit clock running at 64 x fS which clocks in each bit of the data. The first bit of data appears on the data lines at the same time LRCLK toggles. The data is written MSB first and is valid on the rising edge of the bit clock. The TAS3108/TAS3108IA masks unused trailing data-bit positions. 2-Channel Left-Justified Stereo Input 32 Clks 32 Clks Left Channel Right Channel LRCLK SCLK SCLK MSB 24-Bit Mode 23 22 LSB 9 8 5 4 5 4 1 0 1 0 1 0 MSB LSB 23 22 9 8 5 4 19 18 5 4 1 0 15 14 1 0 1 0 20-Bit Mode 19 18 16-Bit Mode 15 14 T0034-02 Figure 3-3. Left justified 64-fS Format 12 Physical Characteristics Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 3.8.3 2 Channel Right Justified Timing In 2-channel right-justified timing, LRCLK is HIGH when left channel data is transmitted and LOW when right channel data is transmitted. SCLK is a bit clock running at 64 x fS, which clocks in each bit of the data. The first bit of data appears on the data lines 8 bit-clock periods (for 24-bit data) after LRCLK toggles. In the right-justified mode, the last bit clock before LRCLK transitions always clocks the LSB of data. The data is written MSB first and is valid on the rising edge of the bit clock. The TAS3108/TAS3108IA masks unused leading data-bit positions. 2-Channel Right-Justified (Sony Format) Stereo Input 32 Clks 32 Clks Left Channel Right Channel LRCLK SCLK SCLK MSB 24-Bit Mode LSB 23 22 19 18 15 14 1 0 19 18 15 14 1 0 15 14 1 0 MSB LSB 23 22 19 18 15 14 1 0 19 18 15 14 1 0 15 14 1 0 20-Bit Mode 16-Bit Mode T0034-03 Figure 3-4. Right justified 64-fS Format 3.8.4 TDM Modes The TDM modes on the TAS3108/TAS3108IA provide left justified and I2S formats. Each word in the TDM data stream adheres to the bit placement shown in Figure 3-5 and Figure 3-6. Two cases are illustrated--an I2S data format and a left-justified data format. Submit Documentation Feedback Physical Characteristics 13 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 128 Clks 128 Clks Left Channels Right Channels LRCLK 32-Bit Word (DAC1) 32-Bit Word (DAC3) 32-Bit Word (DAC5) 32-Bit Word (DAC7) 32-Bit Word (DAC2) 32-Bit Word (DAC4) 96 Clks 96 Clks Left Channels Right Channels 32-Bit Word (DAC6) 32-Bit Word (DAC8) LRCLK 32-Bit Word (DAC1) 32-Bit Word (DAC3) 32-Bit Word (DAC5) 64 Clks 32-Bit Word (DAC2) 32-Bit Word (DAC4) 32-Bit Word (DAC6) 64 Clks LRCLK LRCLK Right Channels Left Channels 32-Bit Word (DAC1) 32-Bit Word (DAC3) 32-Bit Word (DAC2) 1-Chip, 8-, 6-, 4-Channel and Multiplexed 6-Channel Operation 32-Bit Word (DAC4) Left-Justified Format SCLK LRCLK MSB 32-Bit Mode 31 30 29 LSB 17 16 13 12 9 8 24-Bit Mode 23 22 21 1 0 SCLK 9 8 5 4 1 3 2 1 0 31 30 29 28 32 Bit 23 22 21 20 (Example) 0 24 Bit 20-Bit Mode 19 18 17 5 4 1 0 1 0 16-Bit Mode 15 14 13 T0085-01 Figure 3-5. Left-Justified TDM Formats 14 Physical Characteristics Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 128 Clks 128 Clks LRCLK Left Channels 32-Bit Word (DAC1) 32-Bit Word (DAC3) Right Channels 32-Bit Word (DAC5) 32-Bit Word (DAC7) 96 Clks 32-Bit Word (DAC2) 32-Bit Word (DAC4) 32-Bit Word (DAC6) 32-Bit Word (DAC8) 96 Clks LRCLK Left Channels 32-Bit Word (DAC1) Right Channels 32-Bit Word (DAC3) 32-Bit Word (DAC5) 64 Clks 32-Bit Word (DAC2) 32-Bit Word (DAC4) 32-Bit Word (DAC6) 64 Clks LRCLK LRCLK Left Channels 32-Bit Word (DAC1) Right Channels 32-Bit Word (DAC3) 32-Bit Word (DAC2) 1-Chip, 8-, 6-, 4-Channel and Multiplexed 6-Channel Operation 32-Bit Word (DAC4) I2S Format SCLK LRCLK MSB 24-Bit Mode 23 22 LSB 9 8 5 4 1 SCLK 0 20-Bit Mode 19 18 5 4 1 0 1 23 22 21 24 Bit (Example) 0 16-Bit Mode 15 14 T0085-02 2 Figure 3-6. I S TDM Formats Submit Documentation Feedback Physical Characteristics 15 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 3.8.5 SAP Input to SAP Output--Processing Flow All SAP data format options other than I2S result in a two-sample delay from input to output, as shown in Figure 3-7. If I2S formatting is used for both the input SAP and the output SAP, the polarity of LRCLK in Figure 3-7 must be inverted. However, if I2S format conversions are performed between input and output, the delay becomes either 1.5 samples or 2.5 samples, depending on the processing clock frequency selected for the audio DSP core relative to the sample rate of the incoming data. The I2S format uses the falling edge of LRCLK to begin a sample period, whereas all other formats use the rising edge of LRCLK to begin a sample period. This means that the input SAP and audio DSP core operate on sample windows that are 180 out of phase, with respect to the sample window used by the output SAP. This phase difference results in the output SAP outputting a new data sample at the midpoint of the sample period used by the audio DSP core to process the data. If the processing cycle completes all processing tasks before the midpoint of the processing sample period, the output SAP outputs this processed data. However, if the processing time extends past the midpoint of the processing sample period, the output SAP outputs the data processed during the previous processing sample period. In the former case, the delay from input to output is 1.5 samples. In the latter case, the delay from input to output is 2.5 samples. Therefore, delay from input to output can be either 1.5 or 2.5 sample times when data format conversions are performed that involve the I2S format. However, which delay time is obtained for a particular application is determinable and fixed for that application, providing care is taken in the selection of MCLKI/XTALI with respect to the incoming sample clock, LRCLK. 16 Physical Characteristics Submit Documentation Feedback Submit Documentation Feedback SDIN4 SDIN3 SDIN2 G E C A Serial Input Rx Holding Regs Regs H F D B H F D B Input Holding Regs Sample Time N G E C A Input Holding Regs Channel 3 Output Mux Input Mux Channel 3 Channel 2 Channel 1 Sample Time N + 1 Output Mux Sample Time N + 1 Input Mux Channel 2 Channel 1 Sample Time N + 1 Z Y X W V U Z Y X W V U Sample Time N + 2 Sample Time N + 2 SDOUT3 SDOUT2 SDOUT1 SDOUT3 SDOUT2 SDOUT1 SDIN4 SDIN3 SDIN2 SDIN1 SDIN4 SDIN3 SDIN2 SDIN1 G E C A Serial Input Rx Holding Regs Regs H F D B Input Holding Regs H F D B Input Holding Regs Sample Time N G E C A Serial Input Rx Holding Regs Regs Sample Time N Channel 3 Output Mux Input Mux Channel 3 Channel 2 Channel 1 Sample Time N + 1 Output Mux Sample Time N + 2 Input Mux Channel 2 Channel 1 Sample Time N + 1 2nd Half - Sample Time N Z Y X W V U Z Y X W V U Sample Time N + 2 Sample Time N + 2 B0076-01 SDOUT3 SDOUT2 SDOUT1 SDOUT3 SDOUT2 SDOUT1 www.ti.com SDIN1 SDIN4 SDIN3 SDIN2 SDIN1 Serial Input Rx Holding Regs Regs Sample Time N 1st Half - Sample Time N Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 Figure 3-7. SAP Input-to-Output Latency Physical Characteristics 17 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 4 Algorithm and Software Development Tools for TAS3108/TAS3108IA The TAS3108/TAS3108IA algorithm and software development tool set is a combination of classical development tools and graphical development tools. The tool set is used to build, debug, and execute programs in both the audio DSP and 8051 sections of the TAS3108/TAS3108IA. Classical development tooling includes text editors, compilers, assemblers, simulators, and source-level debuggers. The 8051 can be programmed exclusively in ANSI C. The 8051 tool set is an off-the-shelf tool set, with modifications as specified in this document. The 8051 tool set is a complete environment with an IDE, editor, compiler, debugger, and simulator. The audio DSP core is programmed exclusively in assembly. The audio DSP tool set is a complete environment with an IDE, context-sensitive editor, assembler, and simulator/debugger. Graphical development tooling provides a means of programming the audio DSP core and 8051 through a graphical drag-and-drop interface using modular audio software components from a component library. The graphical tooling produces audio DSP assembly and 8051 ANSI C code, as well as coefficients and data. The classical tools can also be used to produce the executable code. In addition to building applications, the tool set supports the debug and execution of audio DSP and 8051 code on both simulators and EVM hardware. 18 Algorithm and Software Development Tools for TAS3108/TAS3108IA Submit Documentation Feedback Not Recommended for New Designs www.ti.com TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 5 Clock Controls Clock management for the TAS3108/TAS3108IA consists of two control structures: * Master clock management - Oversees the selection of the clock frequencies for the 8051 microprocessor, the I2C controller, and the audio DSP core - The master clock (MCLKI or XTALI) is the source for these clocks. - In most applications, the master clock drives an on-chip digital phase-locked loop (DPLL), and the DPLL output drives the microprocessor and audio DSP clocks. - Also available is the DPLL bypass mode, in which the high-speed master clock directly drives the microprocessor and audio DSP clocks. * Serial audio port (SAP) clock management - Oversees SAP master/slave mode - Controls output of SCLKOUT1, SCLKOUT2, and LRCLK in the SAP master mode Figure 5-2 shows the clock circuitry in the TAS3108/TAS3108IA. Input pin MCLKI or XTALI provides the master clock for the TAS3108/TAS3108IA. Within the TAS3108/TAS3108IA, these two inputs are combined by an OR gate and, thus, only one of these two sources can be active at any one time. The source that is not active must be logic 0. In normal operation, 1, 2, or 4 (as determined by the logic levels set at input pins PLL0 and PLL1) divides the master clock. The DPLL then multiplies this signal by 11 in frequency (PLL2 = LOW). The multiplier ratio is always 11 (pin PLL2 = LOW). The DPLL output is the processing clock used by the audio DSP core. Submit Documentation Feedback Clock Controls 19 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 Table 5-1. PLL2, PLL1, and PLL0 Pin Configuration Controls PLL2 PLL1 PLL0 AUDIO DSP CLOCK 0 0 0 11 x MCLK/1 0 0 1 11 x MCLK/2 0 1 0 11 x MCLK/4 0 1 1 Reserved 1 X X Reserved Audio DSP clock or audio DSP clock/4 is used to clock the on-chip microprocessor. The input pin MICROCLK_DIV makes this clock choice. A logic-1 input level on this pin selects the audio DSP clock for the microprocessor clock; a logic-0 input level on this pin selects the audio DSP clock/4 for the microprocessor clock. The microprocessor clock must be 34 MHz. Table 5-2. MICROCLK_DIV Pin Configuration Control MICROCLK_DIV MICROPROCESSOR CLOCK 0 Audio DSP clock/4 1 Audio DSP clock NOTE The state of PLL0, PLL1, PLL2, and MICROCLK_DIV can only be changed while the TAS3108 or TAS3108IA RESET pin is held low. The TAS3108/TAS3108IA only supports dynamic sample-rate changes between any of the supported sample frequencies when a fixed-frequency master clock is provided. During dynamic sample-rate changes, the TAS3108/TAS3108IA remains in normal operation and the register contents are preserved. To avoid producing audio artifacts during the sample-rate changes, a volume or mute control can be included in the application firmware that mutes the output signal during the sample-rate change. The fixed-frequency clock can be provided by a crystal, attached to XTLI and XTLO, or an external 3.3-V fixed-frequency TTL source attached to MCLKI. When the TAS3108/TAS3108IA is used in a system in which the master clock frequency (fMCLK) can change, the TAS3108/TAS3108IA must be reset during the frequency change. In these cases, the procedure shown in Figure 5-1 should be used. 20 Clock Controls Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 Enable Mute and Wait for Completion RESET Pin = Low Change fMCLK No Are Clocks Stable? Yes RESET Pin = High After TAS3108/TAS3108IA Initializes, Re-initialize I2C Registers F0007-01 Figure 5-1. Master Clock Frequency (fMCLK) Change Procedure Submit Documentation Feedback Clock Controls 21 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 SCLKIN MCLKI XTALI XTALO MCLKO /2 PLL2 PLL1 PLL0 PLL M U X /2 MCLK / Z = 2DEFAULT MICROCLK_DIV SCLKOUT2 M U X OSC /2 SCLKOUT1 LRCLK M U X /2 M U X x 11 /4 M U X M U X / X = 1DEFAULT M U X /Y = 64DEFAULT PLL and Clock Management Input SAP Audio DSP Core Output SAP Microprocessor and I2C Bus Controller N = 0 (Default) Oversample Clock I2 C Master/Slave Controller Master SCL /10 1/2N 1/(M+1) 8-Bit WARP 8051 Microprocessor M = 8 (Default) 2xSDA 2xSCL B0078-01 Figure 5-2. DPLL and Clock Management Block Diagram 22 Clock Controls Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 PLL2 CRYSTAL MCLKO PLL1 PLL0 0 1 x 11 PLL 3 MUX MICROPROCESSOR CLOCK 1 /2 2 /4 Word Size Code IW2/OW2 IW1/OW1 IW0/OW0 0 0 X 1 0 X 0 1 X 1 1 X /4 Word Size 32-bit 16-bit 20-bit 24-bit MUX /2N 2 /4 AB MUX N[2:0] M[3:0] IW[2:0] OW[2:0] NOTE: Input and output word sizes are independent. 0x00 S Slave Addr 22 21 23 31 29 28 27 26 24 0 32 6 8 11 10 15 14 13 0 IC MODULE 0x01 2 Data Word Format (DWMFT) 2 1/(M+1) /2 1 I C SAMPLING CLOCK N = 0 /10 1 3 0 2 OSC 0 PLL [1:0] DIGITAL AUDIO PROCESSOR CLOCK XTALO XTALI MUX SCL SDA AB assigns TDM time slots for those TDM outputs involving two TAS3108s. For these output formats, one of the TAS3108 chips must be defined as AB = `0'. The other TAS3108 chip must be defined as AB = `1'. MCLKI 1918 16 0 7 8 15 Ack Sub-Addr Ack 000 w[1:0] y[2:0] Ack ICS IMS x[2:0] z[2:0] Ack DWMFT Ack IOM Ack 2 I C MASTER SCL M = 8 S Slave Addr Ack Sub-Addr Ack 00000000 Ack 00000000 Ack 00000000 Ack 0xxxxxxx Ack 0 /32 0 1 /64 1 /2 2 /128 2 /3 3 /192 3 /4 4 /256 4 /6 5 /384 6 /512 7 /32 MUX 0 1 MUX SCLKOUT2 1 0 MUX SCLKOUT1 5 1 0 /8 6 /16 7 /32 MUX OM[3:0] IM[3:0] 1 /2 2 /3 3 /4 4 /6 5 /8 6 /16 7 /32 MUX MUX SCLKIN 0 3 4 7 0 0 1000 010 Serial Audio Port (AP) Mode Code Mode IM3/OM3 IM2/OM2 IM1/OM1 IM0/OM0 Discrete, left justified 0 0 0 0 Discrete, right justified 1 0 0 0 0 0 0 Discrete, I2S 0 0 1 1 TDM_LJ_8 0 1 0 0 0 1 0 1 TDM_LJ_4 0 1 1 0 TDM_I2S_8 0 1 1 1 TDM_I2S_6 1 0 0 0 TDM_I2S_4 1 0 0 1 Discrete, I2S 1 0 1 0 Discrete, I2S 1 0 1 1 Discrete, I2S 1 1 0 0 Discrete, I2S 1 1 0 1 Discrete, I2S 1 1 1 0 Discrete, I2S 1 1 1 1 Discrete, I2S 1 TDM_LJ_6 Figure 5-3. Serial Data Format, Clock Management, and I2C M&N Assignments Submit Documentation Feedback Clock Controls 23 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 When the serial audio port (SAP) is in the master mode, the SAP uses the MCLKI or XTALI master clock to drive the serial port clocks SCLKOUT1, SLCKOUT2, and LRCLK. When the SAP is in the slave mode, LRCLK is an input and SCLKOUT2 and SCLKOUT1 are derived from SCLKIN. As shown in Figure 5-2, SCLKOUT1 clocks data into the input SAP and SCLKOUT2 clocks data from the output SAP. Two distinct clocks are required to support TDM-to-discrete and discrete-to-TDM data-format conversions. Such format conversions also require that SCLKIN be the higher-valued bit-clock frequency. For TDM-in/discrete-out format conversions, SCLKIN must be equal to the input bit clock. For discrete-in/TDM-out format conversions, SCLKIN must be equal to the output bit clock. The frequency settings for SCLKOUT1, SCLKOUT2, and LRCLK in the SAP master mode, as well as the SAP master/slave mode selection, are all controlled by I2C commands. Table 5-3 lists the default settings at power turnon or after a received reset. Table 5-3. TAS3108/TAS3108IA Clock Default Settings CLOCK DEFAULT SETTING SCLKOUT1 SCLKIN SCLKOUT2 SCLKIN MCLKO MCLKI or XTALI LRCLK Input Audio DSP clock Set by pins PLL0 and PLL1 Microprocessor clock Set by pin MICROCLK_DIV PLL multiply ratio 11 I2C sampling clock N=0 I2C master SCL M=8 The selections provided by the dedicated TAS3108/TAS3108IA input pins and the programmable settings provided by I2C subaddress commands give the TAS3108/TAS3108IA a variety of clocking options. However, the following clocking restrictions must be adhered to: * MCLKI or XTALI 128 fS NOTE For some TDM modes, MCLKI or XTALI must be 256 fS * * * * * * Audio DSP clock <136 MHz Microprocessor clock/20 I2C SCL clock Microprocessor clock 34 MHz I2C oversample clock/20 I2C SCL clock XTALI 20 MHz MCLKI 25 MHz As long as these restrictions are met, all other clocking options are allowed. See Section 7.1 for information on programming the clock register. 24 Clock Controls Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 Table 5-4. TAS3108/TAS3108IA MCLK and LRCLK Common Values (MCLK = 12.288 MHz or MCLK = 11.2896 MHz) fS Sample Rate (kHz) Ch per SDIN 32 2 MCLK/ LRCLK MCLK Freq Ratio (MHz) (x fS) SCLKIN Rate (x fS) SCLKIN Freq (MHz) 64 2.048 MCLK/ X Mux 1, 2, SCLK 1, 3, 4, 6, 8, 2, 3, 4, 6, 16, 32 8, 16, 32 SCLK OUT1 Rate (x fS) Ch per SDOUT SCLK OUT2 Rate (x fS) LRCLK fS Rate 32, 64, 128, 192, 256, 384, 512 Input Divider 1, 2, 4 (pins PLL0, PLL1) PLL Multiplier 11 (pin PLL2) fDSPCLK (MHz) Max 135.2 MHz fDSPCLK/fS 64 1 11 135.2 4224 Slave Mode, 2 Channels In, 2 Channels Out 384 12.288 N/A 1 64 2 64 44.1 2 256 11.2896 64 2.822 N/A 1 64 2 64 64 1 11 124.2 2816 48 2 256 12.288 64 3.072 N/A 1 64 2 64 64 1 11 135.2 2816 88.2 2 128 11.2896 64 5.645 N/A 1 64 2 64 64 1 11 124.2 1408 96 2 128 12.288 64 6.144 N/A 1 64 2 64 64 1 11 135.2 1408 176.4 2 64 11.2896 64 11.290 N/A 1 64 2 64 64 1 11 124.2 704 192 2 64 12.288 64 12.288 N/A 1 64 2 64 64 1 11 135.2 704 Slave Mode, 2 Channels In, TDM Out 44.1 2 256 11.2896 256 11.290 N/A 4 64 8 256 64 1 11 124.2 2816 48 2 256 12.288 256 12.288 N/A 4 64 8 256 64 1 11 135.2 2816 88.2 2 128 11.2896 128 11.290 N/A 2 64 4 128 64 1 11 124.2 1408 96 2 128 12.288 128 6.144 N/A 2 64 4 128 64 1 11 135.2 1408 Slave Mode, TDM In, 2 Channels Out 44.1 8 256 11.2896 256 11.290 N/A 4 256 2 64 64 1 11 124.2 2816 48 8 256 12.288 256 12.288 N/A 4 256 2 64 64 1 11 135.2 2816 88.2 4 128 11.2896 128 11.290 N/A 2 128 2 64 64 1 11 124.2 1408 96 4 128 12.288 128 12.288 N/A 2 128 2 64 64 1 11 135.2 1408 Slave Mode, TDM In, TDM Out 44.1 8 256 11.2896 256 11.290 N/A 1 256 8 256 256 1 11 124.2 2816 48 8 256 12.288 256 12.288 N/A 1 256 8 256 256 1 11 135.2 2816 88.2 4 128 11.2896 128 11.290 N/A 1 128 4 128 128 1 11 124.2 1408 96 4 128 12.288 128 12.288 N/A 1 128 4 128 128 1 11 135.2 1408 Master Mode, 2 Channels In, 2 Channels Out 32 2 384 12.288 N/A N/A 6 1 64 2 64 64 1 11 135.2 4224 44.1 2 256 11.2896 N/A N/A 4 1 64 2 64 64 1 11 124.2 2816 2816 48 2 256 12.288 N/A N/A 4 1 64 2 64 64 1 11 135.2 88.2 2 128 11.2896 N/A N/A 2 1 64 2 64 64 1 11 124.2 1408 96 2 128 12.288 N/A N/A 2 1 64 2 64 64 1 11 135.2 1408 176.4 2 64 11.2896 N/A N/A 1 1 64 2 64 64 1 11 124.2 704 Submit Documentation Feedback Clock Controls 25 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 Table 5-4. TAS3108/TAS3108IA MCLK and LRCLK Common Values (MCLK = 12.288 MHz or MCLK = 11.2896 MHz) (continued) fS Sample Rate (kHz) Ch per SDIN 192 2 MCLK/ LRCLK MCLK Freq Ratio (MHz) (x fS) 64 12.288 SCLKIN Rate (x fS) SCLKIN Freq (MHz) N/A N/A MCLK/ X Mux 1, 2, SCLK 1, 3, 4, 6, 8, 2, 3, 4, 6, 16, 32 8, 16, 32 1 1 SCLK OUT1 Rate (x fS) 64 Ch per SDOUT SCLK OUT2 Rate (x fS) LRCLK fS Rate 32, 64, 128, 192, 256, 384, 512 Input Divider 1, 2, 4 (pins PLL0, PLL1) PLL Multiplier 11 (pin PLL2) fDSPCLK (MHz) Max 135.2 MHz fDSPCLK/fS 2 64 64 1 11 135.2 704 Master Mode, 2 Channels In, TDM Out 44.1 2 256 11.2896 N/A N/A 1 4 64 8 256 64 1 11 124.2 2816 48 2 256 12.288 N/A N/A 1 4 64 8 256 64 1 11 135.2 2816 88.2 2 128 11.2896 N/A N/A 1 2 64 4 128 64 1 11 124.2 1408 96 2 128 12.288 N/A N/A 1 2 64 4 128 64 1 11 135.2 1408 32 2 384 12.288 N/A N/A 2 3 64 6 192 64 1 11 135.2 4224 44.1 2 256 11.2896 N/A N/A 2 2 64 4 128 64 1 11 124.2 2816 48 2 256 12.288 N/A N/A 2 2 64 4 128 64 1 11 135.2 2816 32 2 384 12.288 N/A N/A 3 2 64 4 384 64 1 11 135.2 4224 44.1 8 256 11.2896 N/A N/A 1 4 256 2 64 64 1 11 124.2 2816 48 8 256 12.288 N/A N/A 1 4 256 2 64 64 1 11 135.2 2816 Master Mode, TDM In, 2 Channels Out 88.2 4 128 11.2896 N/A N/A 1 2 128 2 64 64 1 11 124.2 1408 96 4 128 12.288 N/A N/A 1 2 128 2 64 64 1 11 135.2 1408 32 6 384 12.288 N/A N/A 2 3 192 2 64 64 1 11 135.2 4224 44.1 4 256 11.2896 N/A N/A 2 2 128 2 64 64 1 11 124.2 2816 48 4 256 12.288 N/A N/A 2 2 128 2 64 64 1 11 135.2 2816 32 4 384 12.288 N/A N/A 3 6 384 2 64 64 1 11 135.2 4224 Master Mode, TDM In, TDM Out 26 44.1 8 256 11.2896 N/A N/A 1 1 256 8 256 256 1 11 124.2 2816 48 8 256 12.288 N/A N/A 1 1 256 8 256 256 1 11 135.2 2816 88.2 4 128 11.2896 N/A N/A 1 1 128 4 128 128 1 11 124.2 1408 96 4 128 12.288 N/A N/A 1 1 128 4 128 128 1 11 135.2 1408 32 6 384 12.288 N/A N/A 2 1 192 6 192 192 1 11 135.2 4224 44.1 4 256 11.2896 N/A N/A 2 1 128 4 128 128 1 11 124.2 2816 48 4 256 12.288 N/A N/A 2 1 128 4 128 128 1 11 135.2 2816 32 4 384 12.288 N/A N/A 3 1 384 4 384 384 1 11 135.2 4224 Clock Controls Submit Documentation Feedback Not Recommended for New Designs www.ti.com TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 6 Microprocessor Controller The 8051 microprocessor receives and distributes I2C write data, retrieves and outputs to the I2C bus controllers the required I2C read data, and participates in most processing tasks requiring multiframe processing cycles. The microprocessor has its own data RAM for storing intermediate values and queuing I2C commands, a fixed boot-program ROM, and a program RAM. The microprocessor boot program cannot be altered. The microprocessor controller has specialized hardware for master and slave interface operation, volume updates, and a programmable interval timer interrupt. For more information, see the TAS3108/TAS3108IA Firmware Programmer's Guide (SLEU067). The TAS3108/TAS3108IA has a slave-only I2C interface that is compatible with the inter-IC (I2C) bus protocol and supports both 100-kbps and 400-kbps data-transfer rates for multiple 4-byte write and read operations (maximum is 20 bytes). The slave I2C control interface is used to program the registers of the device and to read device status. The TAS3108/TAS3108IA also has a master-only I2C interface that is compatible with the I2C bus protocol and supports 375-kbps data transfer rates for multiple 4-byte write and read operations (maximum is 20 bytes). The master I2C interface is used to load program and data from an external I2C EEPROM. On power up of the TAS3108/TAS3108IA, the slave interface is disabled and the master interface is enabled. Following a reset, the TAS3108/TAS3108IA disables the slave interface and enables the master interface. Using the master interface, the TAS3108/TAS3108IA automatically tests to see if an I2C EEPROM is at address 1010xxx. The value xxx can be chip select, other information, or don't cares, depending on the EEPROM selected. If a memory is present and it contains the correct header information and one or more blocks of program/memory data, the TAS3108/TAS3108IA loads the program, coefficient, and/or data memories from the EEPROM. If a memory is present, the download is complete when a header is read that has a zero-length data segment. At this point, the TAS3108/TAS3108IA disables the master I2C interface, enables the slave I2C interface, and starts normal operation. If no memory is present or if an error occurred during the EEPROM read, TAS3108/TAS3108IA disables the master I2C interface, enables the slave I2C interface, and loads the unprogrammed default configuration. In this default configuration, the TAS3108/TAS3108IA streams eight channels of audio from input to output if the GPIO pin is LOW. The master and slave interfaces do not operate simultaneously. In the slave mode, the I2C bus is used to: * Load the program and coefficient data - Microprocessor program memory - Microprocessor extended memory - Audio DSP core program memory - Audio DSP core coefficient memory - Audio DSP core data memory * Update coefficient and other control values * Read status flags Once the microprocessor program memory has been loaded, it cannot be updated until the TAS3108/TAS3108IA has been reset. The master and slave modes do not operate simultaneously. When acting as an I2C master, the data transfer rate is fixed at 375 kHz, assuming MCLKI or XTALI = 12.288 MHz, PLL0 = PLL1 = 0, and MICROCLK_DIV = 0. When acting as an I2C slave, the data transfer rate is determined by the master device on the bus. The I2C communication protocol for the I2C slave mode is shown in Figure 6-1. Submit Documentation Feedback Microprocessor Controller 27 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 Start (By Master) Read or Write (By Master) Stop (By Master) Slave Address (By Master) S 0 1 1 0 1 Data Byte (By Transmitter) C S 0 C S 1 R / W A C K M S B Data Byte (By Transmitter) L S B A C K M S B L S B A C K S (1) Acknowledge (By TAS3108/TAS3108IA) MSB SDA MSB-1 MSB-2 Acknowledge (By Receiver) Acknowledge (By Receiver) LSB SCL Start Condition SDA While SCL = 1 Stop Condition SDA While SCL = 1 T0087-01 2 Figure 6-1. I C Slave-Mode Communication Protocol 6.1 General I2C Operations As shown in Figure 6-2, an I2C read transaction requires that the master device first issue a write transaction to give the TAS3108/TAS3108IA the subaddress to be used in the read transaction that follows. This subaddress assignment write transaction is then followed by the read transaction. For write transactions, the subaddress is supplied in the first byte of data written, and this byte is followed by the data to be written. For I2C write transactions, the subaddress must always be included in the data written. There cannot be a separate write transaction to supply the subaddress, as was required for read transactions. If a subaddress assignment-only write transaction is followed by a second write transaction supplying the data, erroneous behavior results. The first byte in the second write transaction is interpreted by the TAS3108/TAS3108IA as another subaddress replacing the one previously written. 28 Microprocessor Controller Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 I2C Read Transaction Start (By Master) S TAS3108/ TAS3108IA Subaddress (By Master) Write (By Master) TAS3108/ TAS3108IA Address W 7-Bit Slave Address (By Master) Acknowledge (By TAS3108/ TAS3108IA) ACK Stop Start (By Master) (By Master) Subaddress ACK S S Acknowledge (By TAS3108/ TAS3108IA) Read (By Master) Data (By TAS3108/ TAS3108IA) TAS3108/ TAS3108IA Address R 7-Bit Slave Address (By Master) Acknowledge (By TAS3108/ TAS3108IA) ACK Data Data (By TAS3108/ TAS3108IA) ACK Data Acknowledge (By Master) Stop (By Master) ACK NAK Acknowledge (By Master) No Acknowledge (By Master) S I2C Write Transaction Start (By Master) S Write (By Master) TAS3108/ TAS3108IA Subaddress (By Master) TAS3108/ TAS3108IA Address W 7-Bit Slave Address (By Master) Acknowledge (By TAS3108/ TAS3108IA) ACK Subaddress Data (By Master) ACK Data Acknowledge (By TAS3108/ TAS3108IA) Stop (By Master) Data (By Master) ACK Data Acknowledge (By TAS3108/ TAS3108IA) ACK ACK S Acknowledge (By TAS3108/ TAS3108IA) Acknowledge (By TAS3108/ TAS3108IA) R0006-01 Figure 6-2. I2C Subaddress Access Protocol 6.2 Detailed I2C Operation The I2C slave mode is the mode that is used to change configuration parameters during operation and to perform program and coefficient downloads from a master device. The latter can be used to replace the I2C master-mode EEPROM download. The TAS3108/TAS3108IA supports both random and sequential I2C transactions. The TAS3108/TAS3108IA I2C slave address is 011010xy, where the first six bits are the TAS3108/TAS3108IA device address and bit x is CS0, which is set by the TAS3108/TAS3108IA internal microprocessor at power up. Bit y is the R/W bit. The pulldown resistance of CS0 creates a default 00 address when no connection is made to the pin. Table 6-1 and Table 6-2 show all the legal addresses for I2C slave and master modes. The TAS3108/TAS3108IA I2C block does respond to the broadcast address (00h). Table 6-1. Slave Addresses Submit Documentation Feedback BASE ADDRESS CS0 R/W SLAVE ADDRESS 0110 10 0 0 0x68 0110 10 0 1 0x69 0110 10 1 0 0x6A 0110 10 1 1 0x6B Microprocessor Controller 29 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 Table 6-2. Master Addresses BASE ADDRESS CS0 R/W MASTER ADDRESS 1010 00 0 0 0xA0 1010 00 0 1 0xA1 1010 00 1 0 0xA2 1010 00 1 1 0xA3 The following is an example use of the I2C master address to access an external EEPROM. The TAS3108/TAS3108IA can address up to two EEPROMs depending on the state of CS0. Initially, the TAS3108/TAS3108IA comes up in I2C master mode. If it finds a memory such as the 24C512 EEPROM, it reads the headers and data as previously described. In this I2C master mode, the TAS3108/TAS3108IA addresses the EEPROMs as shown in Table 6-3 and Table 6-4. Table 6-3. EEPROM Address I2C TAS3108/TAS3108IA Master Mode = 0xA1/A0 MSB 1 0 1 0 0 A0 (EEPROM) CS0 R/W 0 0 1/0 Table 6-4. EEPROM Address I2C TAS3108/TAS3108IA Master Mode = 0xA3/A2 MSB 1 0 1 0 0 A0 (EEPROM) CS0 R/W 0 1 1/0 Random I2C Transactions Supplying a subaddress for each subaddress transaction is referred to as random I2C addressing. For random I2C read commands, the TAS3108/TAS3108IA responds with data, a byte at a time, starting at the subaddress assigned, as long as the master device continues to respond with acknowledges. If a given subaddress does not use all 32 bits, the unused bits are read as logic 0. I2C write commands, however, are treated in accordance with the data assignment for that address space. If a write command is received for a biquad subaddress, for example, the TAS3108/TAS3108IA expects to see five 32-bit words. If fewer than five data words have been received when a stop command (or another start command) is received, the data received is discarded. Sequential I2C Transactions The TAS3108/TAS3108IA also supports sequential I2C addressing. For write transactions, if a subaddress is issued followed by data for that subaddress and the 15 subaddresses that follow, a sequential I2C write transaction has taken place, and the data for all 16 subaddresses is successfully received by the TAS3108/TAS3108IA. For I2C sequential write transactions, the subaddress then serves as the start address, and the amount of data subsequently transmitted before a stop or start is transmitted determines how many subaddresses are written to. As was true for random addressing, sequential addressing requires that a complete set of data be transmitted. If only a partial set of data is written to the last subaddress, the data for the last subaddress is discarded. However, all other data written is accepted; just the incomplete data is discarded. Sequential read transactions do not have restrictions on outputting only complete subaddress data sets. If the master does not issue enough data-received acknowledges to receive all the data for a given subaddress, the master device does not receive all the data. If the master device issues more data-received acknowledges than required to receive the data for a given subaddress, the master device simply receives complete or partial sets of data, depending on how many data-received acknowledges are issued from the subaddress(es) that follow. I2C read transactions, both sequential and random, can impose wait states. 30 Microprocessor Controller Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 For the standard I2C mode (SCL = 100 kHz), worst-case wait state time for an 8-MHz microprocessor clock is on the order of 2 s. Nominal wait-state time for the same 8-MHz microprocessor clock is on the order of 1 s. For the fast I2C mode (SCL = 400 kHz) and the same 8-MHz microprocessor clock, worst-case wait-state time can extend up to 10.5 s in duration. Nominal wait-state time for this same case lies in a range from 2 s to 4.6 s. Increasing the microprocessor clock frequency lowers the wait-state time and for the standard I2C mode, a faster microprocessor clock can totally eliminate the presence of wait states. For example, increasing the microprocessor clock to 16 MHz results in no wait states. For the fast I2C mode, faster microprocessor clocks shorten the wait-state time encountered, but do not totally eliminate wait states. 6.2.1 Multiple-Byte Write Multiple data bytes are transmitted by the master device to slave as shown in Figure 6-3. After receiving each data byte, the TAS3108/TAS3108IA responds with an acknowledge bit. Start Condition Acknowledge A6 A5 A1 A0 R/W ACK A7 A6 2 A5 A4 A1 A3 Subaddress I C Device Address and Read/Write Bit Acknowledge Acknowledge Acknowledge Acknowledge A0 ACK D7 D0 ACK D7 D0 ACK D7 D0 ACK Other Data Bytes First Data Byte Last Data Byte Stop Condition T0036-02 Figure 6-3. Multiple-Byte Write Transfer 6.2.2 Multiple-Byte Read Multiple data bytes are transmitted by the TAS3108/TAS3108IA to the master device as shown in Figure 6-4. Except for the last data byte, the master device responds with an acknowledge bit after receiving each data byte. Repeat Start Condition Start Condition Acknowledge A6 A0 R/W ACK A7 2 I C Device Address and Read/Write Bit Acknowledge A6 A5 A6 A0 ACK Subaddress 2 Acknowledge Acknowledge Acknowledge Not Acknowledge A0 R/W ACK D7 D0 ACK D7 D0 ACK D7 D0 ACK I C Device Address and Read/Write Bit First Data Byte Other Data Bytes Last Data Byte Stop Condition T0036-04 Figure 6-4. Multiple-Byte Read Transfer 6.3 I2C Master-Mode Device Initialization I2C master-mode operation is enabled following a reset or power-on reset. Master-mode I2C transactions do not start until the I2C bus is idle. The TAS3108/TAS3108IA uses the master mode to download from EEPROM the memory contents for the microprocessor program memory, microprocessor extended memory, audio DSP core program memory, audio DSP core coefficient memory, and audio DSP core data memory. The TAS3108/TAS3108IA, when operating as an I2C master, can execute a complete download of any internal memory or any section of any internal memory without requiring any wait states. Submit Documentation Feedback Microprocessor Controller 31 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 When the TAS3108/TAS3108IA operates as an I2C master, the TAS3108/TAS3108IA generates a repeated start without an intervening stop command while downloading program and memory data from EEPROM. When a repeated start is sent to the EEPROM in read mode, the EEPROM enters a sequential read mode to transfer large blocks of data quickly. The TAS3108/TAS3108IA queries the bus for an I2C EEPROM at address 1010xxx. The value xxx can be chip select, other information, or don't cares, depending on the EEPROM selected. The first action of the TAS3108/TAS3108IA as master is to transmit a start condition along with the device address of the I2C EEPROM with the read/write bit cleared (0) to indicate a write. The EEPROM acknowledges the address byte, and the TAS3108/TAS3108IA sends a subaddress byte, which the EEPROM acknowledges. Most EEPROMs have at least 2-byte addresses and acknowledge as many as are appropriate. At this point, the EEPROM sends a last acknowledge and becomes a slave transmitter. The TAS3108/TAS3108IA acknowledges each byte repeatedly to continue reading each data byte that is stored in memory. The memory load information starts with reading the header and data information that starts at subaddress 0 of the EEPROM. This information must then be stored in sequential memory addresses with no intervening gaps. The data blocks are contiguous blocks of data that immediately follow the header locations. The TAS3108/TAS3108IA memory data can be stored and loaded in (almost) any order. Additionally, this addressing scheme permits portions of the TAS3108/TAS3108IA internal memories to be loaded. I2C EEPROM Memory Map Block Header 1 Data Block 1 Block Header 2 Data Block 2 w w w Block Header N Data Block N M0040-01 Figure 6-5. EEPROM Address Map The TAS3108/TAS3108IA sequentially reads EEPROM memory and loads its internal memory unless it does not find a valid memory header block, is not able to read the next memory location because the end of memory was reached, detects a checksum error, or reads an end-of-program header block. When it encounters an invalid header or read error, the TAS3108/TAS3108IA attempts to read the header or memory location three times before it determines that it has an error. If the TAS3108/TAS3108IA encounters a checksum error it attempts to reread the entire block of memory two more times before it determines that it has an error. 32 Microprocessor Controller Submit Documentation Feedback Not Recommended for New Designs www.ti.com TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 Once the microprocessor program memory has been loaded, it cannot be reloaded until the TAS3108/TAS3108IA has been reset. If an error is encountered, TAS3108/TAS3108IA terminates its memory-load operation, loads the default configuration, and disables further master I2C bus operations. If an end-of-program data block is read, the TAS3108/TAS3108IA has completed the initial program load. The I2C master mode uses the starting and ending I2C checksums to verify a proper EEPROM download. The first 16-bit data word received from the EEPROM, the I2C checksum at subaddress 0x00, is stored and compared against the 16-bit data word received for the last subaddress, the ending I2C checksum, and the checksum that is computed during the download. These three values must be equal. If the read and computed values do not match, the TAS3108/TAS3108IA sets the memory read error bits in the status register and repeats the download from the EEPROM two more times. If the comparison check fails the third time, the TAS3108/TAS3108IA sets the microprocessor program to the default value. Table 6-5 shows the format of the EEPROM or other external memory load file. Each line of the file is a byte (in ASCII format). The checksum is the summation of all the bytes (with beginning and ending checksum fields = 00). The final checksum inserted into the checksum field is the lowest significant four bytes of the checksum. Example: Given the following example 8051 data or program block (must be a multiple of 4 bytes for these blocks): 10h 20h 30h 40h 50h 60h 70h 80h The checksum = 10h + 20h + 30h + 30h + 40h + 50h + 60h + 70h + 80h = 240h, so the values put in the checksum fields are MS byte = 02h and LS byte = 40h. If the checksum is > FFFFh, the 2-byte checksum field is the least-significant two bytes. For example, if the checksum is 1D 45B6h, the checksum field is MS byte = 45h and LS byte = B6h. Submit Documentation Feedback Microprocessor Controller 33 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 Table 6-5. TAS3108/TAS3108IA Memory Block Structures STARTING BYTE DATA BLOCK FORMAT 0 Checksum code MS byte SIZE NOTES 12-Byte Header Block 2 bytes Checksum of bytes 2 through N + 12 2 bytes Must be 0x001F for the TAS3108/TAS3108IA to load 1 byte 0x00 Microprocessor program memory or termination header 0x01 Microprocessor external data memory 0x02 Audio DSP core program memory 0x03 Audio DSP core coefficient memory 0x04 Audio DSP core data memory 0x05-0x0F Reserved for future expansion Checksum code LS byte 2 Header ID byte 1 = 0x00 Header ID byte 2 = 0x1F 4 Memory to be loaded 5 0x00 1 byte Unused 6 Start TAS3108/TAS3108IA memory address MS byte 2 bytes If this is a termination header, this value is 0000. 2 bytes 12 + data bytes + last checksum bytes. If this is a termination header, this value is 0000. Start TAS3108/TAS3108IA memory address LS byte 8 Total number of bytes transferred MS byte Total number of bytes transferred LS byte 10 0x00 1 bytes Unused 11 0x00 1 bytes Unused Data Block for Microprocessor Program or Data Memory (Following 12-Byte Header) 12 Data byte 1 (LS byte) 4 bytes 1-4 microprocessor bytes 4 bytes 5-8 microprocessor bytes Data byte 2 Data byte 3 Data byte 4 (MS byte) 16 Data byte 5 Data byte 6 Data byte 7 Data byte 8 * * * N+8 Data byte 4*(Z - 1) + 1 4 bytes Data byte 4*(Z - 1) + 2 Data byte 4*(Z - 1) + 3 Data byte 4*(Z - 1) + 4 = N N + 12 0x00 4 bytes Repeated checksum bytes 2 through N + 11 0x00 Checksum code MS byte Checksum code LS byte Data Block for Audio DSP Core Coefficient Memory (Following 12-Byte Header) 12 34 Data byte 1 (LS byte) 4 bytes Coefficient word 1 (valid data in D27-D0) D7-D0 Data byte 2 D15-D8 Data byte 3 D23-D16 Data byte 4 (MS byte) D31-D24 Microprocessor Controller Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 Table 6-5. TAS3108/TAS3108IA Memory Block Structures (continued) STARTING BYTE DATA BLOCK FORMAT SIZE 16 Data byte 5 4 bytes Coefficient word 2 4 bytes Coefficient word Z 4 bytes Repeated checksum bytes 2 through N + 11 NOTES Data byte 6 Data byte 7 Data byte 8 * * * N+8 Data byte 4*(Z - 1) + 1 Data byte 4*(Z - 1) + 2 Data byte 4*(Z - 1) + 3 Data byte 4*(Z - 1) + 4 = N N + 12 0x00 0x00 Checksum code MS byte Checksum code LS byte Data Block for Audio DSP Core Data Memory (Following 12-Byte Header) 12 Data byte 1 (LS byte) 6 bytes D15-D8 Data byte 3 D23-D16 Data byte 4 D31-D24 Data byte 5 D39-D32 Data byte 6 (MS byte) 18 Data word 1 D7-D0 Data byte 2 Data byte 7 D47-D40 6 bytes Data 2 6 bytes Data Z 6 bytes Repeated checksum bytes 2 through N + 11 Data byte 8 Data byte 9 Data byte 10 Data byte 11 Data byte 12 * * * N+6 Data byte 6*(Z - 1) + 1 Data byte 6*(Z - 1) + 2 Data byte 6*(Z - 1) + 3 Data byte 6*(Z - 1) + 4 Data byte 6*(Z - 1) + 5 Data byte 6*(Z - 1) + 6 = N N + 12 0x00 0x00 0x00 0x00 Checksum code MS byte Checksum code LS byte Submit Documentation Feedback Microprocessor Controller 35 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 Table 6-5. TAS3108/TAS3108IA Memory Block Structures (continued) STARTING BYTE DATA BLOCK FORMAT SIZE NOTES Data Block for Audio DSP Core Program Memory (Following 12-Byte Header) 12 Program byte 1 (LS byte) 19 7 bytes Program word 1 (valid data in D53-D0) D7-D0 Program byte 2 D15-D8 Program byte 3 D23-D16 Program byte 4 D31-D24 Program byte 5 D39-D32 Program byte 6 D47-D40 Program byte 7 (MS byte) D55-D48 Program byte 8 7 bytes Program word 2 7 bytes Program word Z 7 bytes Repeated checksum bytes 2 through N + 11 Program byte 9 Program byte 10 Program byte 11 Program byte 12 Program byte 14 Program byte 15 * * * N+5 Program byte 7*(Z - 1) + 1 Program byte 7*(Z - 1) + 2 Program byte 7*(Z - 1) + 3 Program byte 7*(Z - 1) + 4 Program byte 7*(Z - 1) + 5 Program byte 7*(Z - 1) + 6 Program byte 7*(Z - 1) + 7 = N N + 12 0x00 0x00 0x00 0x00 0x00 Checksum code MS byte Checksum code LS byte 20-Byte Termination Block (Last Block of Entire Load Block) BLAST - 19 0x00 2 bytes First two bytes of termination block are always 0x0000. 2 bytes Second two bytes are always 0x001F. Last 16 bytes must each be 0x00. 0x00 BLAST - 17 0x00 0x1F BLAST - 15 0x00 1 byte BLAST - 14 0x00 1 byte * BLAST 36 Microprocessor Controller 0x00 1 byte Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 7 I2C Register Map SUBADDRESS REGISTER NAME NO. OF BYTES CONTENTS INITIALIZATION VALUE 0x00 Clock and SAP control register 4 Description shown in Section 7.1 0x01, 0x00, 0x1B, 0x22 0x01 Reserved 4 Reserved 0x00, 0x00, 0x00, 0x40 0x02 Status register 4 Description shown in Section 7.2 0x00, 0x00, 0x00, 0x00 0x03 Unused 2 0x00, 0x00, 0x00, 0x00 0x04 I C memory load control register 8 Description shown in Section 7.3 0x05 I2C memory load data register 8 Description shown in Section 7.3 0x06 PEEK/POKE address 4 u(31:24) (1), MemSelect(23:16), Addr(15:8), Addr(7:0) 0x00, 0x00, 0x00, 0x00 0x07 PEEK/POKE data 16 D(63:56), D(55:48), D(47:40), D(39:32), D(31:24), D(23:16), D(15:8), D(7:0) 0x00, 0x00, 0x00, 0x00 0x08 Version number 4 TAS3108/TAS3108IA version 0x00, 0x00, 0x00, 0x01 0x09 User-defined 4, 8, 12, 16, or 20 User-defined register 1 User-defined 0x0A User-defined 4, 8, 12, 16, or 20 User-defined register 2 User-defined * * * (1) * * * 0xFE User-defined 4, 8, 12, 16, or 20 User-defined register 246 User-defined 0xFF User-defined 4, 8, 12, 16, or 20 User-defined register 247 User-defined u indicates unused bits. In the following sections, BOLD indicates the default state of the bit fields. Submit Documentation Feedback I2C Register Map 37 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 7.1 Clock Control Register (0x00) Register 0x00 provides the user with control over MCLK, LRCLK, SCLKOUT1, SCLKOUT2, data-word size, and serial audio port modes. Register 0x00 default = 0x0100 1B22. Table 7-1. Clock Control Register (0x00) D31 D30 D29 0 0 0 D23 D22 D21 D28 D27 W1 W0 D26 D25 D24 DESCRIPTION Not Used D20 D19 Master clock output divider Y2 Y1 Y0 D18 D17 D16 ICS Master mode LRCLK divider DESCRIPTION SCLKOUT select (default = 0) IMS SAP master/slave mux select (1 = master mode, 0 = slave mode) X2 D15 D14 X X D13 X1 D12 X0 D11 SCLKIN and SCLKOUT clock divide Z2 Z1 Z0 D10 D9 D8 DESCRIPTION Don't care X Don't care IW1 IW0 Input audio data word size X D7 D6 D5 D4 IM3 IM2 IM1 IM0 D3 D2 Don't care OW1 OW0 D1 D0 Output audio data word size DESCRIPTION Input data format OM3 7.1.1 MCLK, SCLK ratio (master mode only) OM2 OM1 OM0 Output data format Master Clock Output Divider Bits 28-27 (W1 and W0) define the ratio between MCLKI (or the crystal frequency) and MCLKO. This allows the accommodation of devices that require an MCLK = 128 LRCLK and devices that require an MCLK = 256 LRCLK, without having to use glue logic to divide that clock down. This bit has meaning whether in clock-master or clock-slave mode. 38 W1 W0 0 0 MCLKO = MCLKI 0 1 MCLKO = MCLKI/2 1 0 MCLKO = MCLKI/4 1 1 MCLKO = MCLKI/4 I2C Register Map DESCRIPTION Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 7.1.2 Master Mode LRCLK Divider Bits 26-24 (Y2, Y1, and Y0) define the ratio between SCLK and LRCLK, but only have meaning in the clock-master mode where LRCLK is an output. In the clock-slave mode, LRCLK is an input. Y2 Y1 Y0 0 0 0 LRCLK out = SCLK/32 DESCRIPTION 0 0 1 LRCLK out = SCLK/64 0 1 0 LRCLK out = SCLK/128 0 1 1 LRCLK out = SCLK/192 1 0 0 LRCLK out = SCLK/256 1 0 1 LRCLK out = SCLK/384 1 1 0 LRCLK out = SCLK/512 1 1 1 LRCLK out = SCLK/32 7.1.3 SCLKIN and SCLKOUT Clock Divide Bits 21-19 (X2, X1, and X0) define the ratio between SCLKIN and SCLKOUT. These control bits are only used when the input and output rates are different, which can happen if TDM and discrete modes are both used (for example, input is TDM and output is discrete). Normally, these bits are set to 000, so that SCLKOUT1 (input SCLK) and SLCKOUT2 (output SCLK) are the same. (Note that SCLKIN is not the input SCLK, but is used in clock-slave mode to derive SCLKOUT1.) X2 X1 X0 0 0 0 DESCRIPTION X MUX out = IMS_MUX (master/slave SCLK) 0 0 1 X MUX out = IMS_MUX/2 0 1 0 X MUX out = IMS_MUX/3 0 1 1 X MUX out = IMS_MUX/4 1 0 0 X MUX out = IMS_MUX/6 1 0 1 X MUX out = IMS_MUX/8 1 1 0 X MUX out = IMS_MUX/16 1 1 1 X MUX out = IMS_MUX/32 7.1.4 MCLK, SCLK Ratio (Master Mode Only) Bits 18-16 (Z2, Z1, and Z0) define the ratio between MCLK and SCLK when the TAS3108/TAS3108IA is the clock master. In clock-slave mode, these bits are don't care. Z2 Z1 Z0 0 0 0 DESCRIPTION Z MUX out = MCLK (MCLKI or crystal oscillator) 0 0 1 Z MUX out = MCLK/2 0 1 0 Z MUX out = MCLK/3 0 1 1 Z MUX out = MCLK/4 1 0 0 Z MUX out = MCLK/6 1 0 1 Z MUX out = MCLK/8 1 1 0 Z MUX out = MCLK/16 1 1 1 Z MUX out = MCLK/32 Submit Documentation Feedback I2C Register Map 39 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 7.1.5 Audio Data Word Size Bits 12-11 (IW1 and IW0) define the data word size for the input SAP. Bits 9-8 (OW1 and OW0) define the data word size for the output SAP. IW1/OW1 IW0/OW0 0 0 32-bit audio data 0 1 16-bit audio data 1 0 20-bit audio data 1 1 24-bit audio data 7.1.6 DESCRIPTION Input and Output Data Format Bits 7-4 (IM3, IM2, IM1, and IM0) define the input data format. Bits 3-0 (OM3, OM2, OM1, and OM0) define the output data format. The two formats need not be the same, only compatible. 40 IM3/OM3 IM2/OM2 IM1/OM1 IM0/OM0 0 0 0 0 2 channel, left justified 0 0 0 1 2 channel, right justified 0 0 1 0 2 channel, I2S 0 0 1 1 TDM, left justified (8 channels) 0 1 0 0 TDM, left justified (6 channels) 0 1 0 1 TDM, left justified (4 channels) 0 1 1 0 TDM, I2S (8 channels) 0 1 1 1 TDM, I2S (6 channels) 1 0 0 0 TDM, I2S (4 channels) 1 0 0 1 2 channel, I2S 1 0 1 0 2 channel, I2S 1 0 1 1 2 channel, I2S 1 1 0 0 2 channel, I2S 1 1 0 1 2 channel, I2S 1 1 1 0 2 channel, I2S 1 1 1 1 2 channel, I2S I2C Register Map DESCRIPTION Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 7.2 Status Register (0x02) During I2C download, the write operation to indicate that a particular memory is to be written causes the TAS3108/TAS3108IA to set an error bit to indicate a load for that memory type. This error bit is cleared when the operation completes successfully. Table 7-2. Status Register (0x02) D31 D30 D29 D28 D27 D26 D25 D24 - - - - - - - - D23 D22 D21 D20 D19 D18 D17 D16 - - - - - - - - D15 D14 D13 D12 D11 D10 D9 D8 DESCRIPTION Firmware definable DESCRIPTION Firmware definable DESCRIPTION Firmware definable D7 D6 D5 D4 D3 D2 D1 D0 0 0 - - - - - 1 Microprocessor program memory load error 0 0 - - - - 1 - Microprocessor external data memory load error 0 0 - - - 1 - - Audio DSP core program memory load error 0 0 - - 1 - - - Audio DSP core coefficient memory load error 0 0 - 1 - - - - Audio DSP core data memory load error 0 0 1 - - - - - Invalid memory select 1 1 1 1 0 0 0 0 End-of-load header error 1 1 1 1 1 1 1 1 No EPROM present 0 0 0 0 0 0 0 0 No errors Submit Documentation Feedback DESCRIPTION I2C Register Map 41 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 7.3 I2C Memory Load Control and Data Registers (0x04 and 0x05) Registers 0x04 (Table 7-3) and 0x05 (Table 7-4) allow the user to download TAS3108/TAS3108IA program code and data directly from the system I2C controller. This mode is called the I2C slave mode (from the TAS3108/TAS3108IA point-of-view). See the TAS3108/TAS3108IA Firmware Programmer's Guide (SLEU067) for more details. Table 7-3. TAS3108/TAS3108IA Memory Load Control Register (0x04) BYTE DATA BLOCK FORMAT SIZE NOTES 1-2 Checksum code 2 bytes Checksum of bytes 2 through N + 8. If this is a termination header, this value is 0000. 3-4 Memory to be loaded 2 bytes 0 Microprocessor program memory 1 Microprocessor external data memory 2 Audio DSP core program memory 3 Audio DSP core coefficient memory 4 Audio DSP core data memory 5-15 Reserved for future expansion 5 Unused 1 byte Reserved for future expansion 6-7 Starting TAS3108/TAS3108IA memory address 2 bytes If this is a termination header - this value is 0000. 7-8 Number of data bytes to be transferred 2 bytes If this is a termination header - this value is 0000. Table 7-4. TAS3108/TAS3108IA Memory Load Data Register (0x05) 42 BYTE 8-BIT DATA 28-BIT DATA 48-BIT DATA 54-BIT DATA 1 Datum 1 D7-D0 0000 D27-D24 0000 0000 0000 0000 2 Datum 2 D7-D0 D7-D0 0000 0000 00 D53-D48 3 Datum 3 D7-D0 D15-D8 D47-D40 D47-D40 4 Datum 4 D7-D0 D7-D0 D39-D32 D39-D32 5 Datum 5 D7-D0 0000 D27-D24 D31-D24 D31-D24 6 Datum 6 D7-D0 D23-D16 D23-D16 D23-D16 7 Datum 7 D7-D0 D15-D8 D15-D8 D15-D8 8 Datum 8 D7-D0 D7-D0 D7-D0 D7-D0 I2C Register Map Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 7.4 Memory Access Registers (0x06 and 0x07) Registers 0x06 (Table 7-5) and 0x07 (Table 7-6) allow the user to access the internal resources of the TAS3108/TAS3108IA. See TAS3108/TAS3108IA Firmware Programmer's Guide (SLEU067) for more details. Table 7-5. Memory Select and Address Register (0x06) D31 D30 D29 D28 D27 D26 D25 D24 DESCRIPTION - - - - - - - - D23 D22 D21 D20 D19 D18 D17 D16 0 0 0 0 0 0 0 1 Audio DSP core coefficient memory select 0 0 0 0 0 0 1 0 Audio DSP core data memory select 0 0 0 0 0 0 1 1 Reserved 0 0 0 0 0 1 0 0 Microprocessor internal data memory select 0 0 0 0 0 1 0 1 Microprocessor external data memory select 0 0 0 0 0 1 1 0 SFR select 0 0 0 0 0 1 1 1 Microprocessor program RAM select 0 0 0 0 1 0 0 0 Audio DSP core program RAM select D15 D14 D13 D12 D11 D10 D9 D8 A0 A1 A2 A3 A4 A5 A6 A7 D7 D6 D5 D4 D3 D2 D1 D0 A8 A9 A10 A11 A12 A13 A14 A15 Unused DESCRIPTION DESCRIPTION Memory address DESCRIPTION Memory address Table 7-6. Data Register (Peek and Poke) (0x07) D63 D62 D61 D60 D59 D58 D57 D56 D63 D62 D61 D60 D59 D58 D57 D56 D55 D54 D53 D52 D51 D50 D49 D48 D55 D54 D53 D52 D51 D50 D49 D48 D47 D46 D45 D44 D43 D42 D41 D40 D47 D46 D45 D44 D43 D42 D41 D40 D39 D38 D37 D36 D35 D34 D33 D32 D39 D38 D37 D36 D35 D34 D33 D32 D31 D30 D29 D28 D27 D26 D25 D24 D31 D30 D29 D28 D27 D25 D26 D25 D23 D22 D21 D20 D19 D18 D17 D16 D23 D22 D21 D20 D19 D18 D17 D16 D15 D14 D13 D12 D11 D10 D9 D8 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 Submit Documentation Feedback DESCRIPTION Data to be written or read DESCRIPTION Data to be written or read DESCRIPTION Data to be written or read DESCRIPTION Data to be written or read DESCRIPTION Data to be written or read DESCRIPTION Data to be written or read DESCRIPTION Data to be written or read DESCRIPTION Data to be written or read I2C Register Map 43 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 8 Electrical Specifications 8.1 Absolute Maximum Ratings Over Operating Temperature Range (unless otherwise noted) (1) Supply voltage range, DVDD -0.5 V to 3.8 V Supply voltage, AVDD -0.5 V to 3.8 V VI Input voltage range 3.3-V TTL VO Output voltage range 3.3 V TTL IIK Input clamp current (VI < 0 or VI > DVDD IOK Output clamp current (VO < 0 or VO > DVDD) TA Tstg (1) (2) -0.5 V to DVDD + 0.5 V 1.8 V LVCMOS (XTLI) -0.5 V to 2.3 V -0.5 V to DVDD + 0.5 V -0.5 V to 2.3V (2) 1.8 V LVCMOS (XTLO) 20 A 20 A TAS3108 operating free-air temperature 0C to 70C TAS3108IA operating free-air temperature -40C to 105C Storage temperature range -65C to 150C Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. Pin XTALO is the only TAS3108/TAS3108IA output that is derived from the internal 1.8-V logic supply. The absolute maximum rating listed is for reference; only a crystal should be connected to XTALO. 8.2 Package Dissipation Ratings (TAS3108/TAS3108IA) TAS3108IA (1) PACKAGE (1) (2) TAS3108 (2) TYPE PIN COUNT DESIGNATOR JA (C/W) JC (C/W) JA (C/W) JC (C/W) TSSOP 38 DCP 27.41 0.72 52.93 0.72 Use 2 oz. trace and thermal pad with solder Use 2 oz. trace and thermal pad without solder See Application Information, Section 9, for PCB recommendations for TAS3108IA applications. 8.3 Recommended Operating Conditions (TAS3108/TAS3108IA) Digital supply voltage, DVDD VIH High-level input voltage VIL Low-level input voltage TA Operating ambient air temperature TJ Operating junction temperature 44 Electrical Specifications 3.3 V TTL 1.8 V LVCMOS (XTL_IN) MIN NOM MAX 3 3.3 3.6 2 0.8 1.8 V LVCMOS (XTL_IN) 0.5 TAS3108IA TAS3108 TAS3108IA V V 1.2 3.3 V TTL TAS3108 UNIT 0 25 70 -40 25 105 0 105 -40 125 V C C Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 8.4 Electrical Characteristics (TAS3108/TAS3108IA) over recommended operating conditions (unless otherwise noted) PARAMETER VOH High-level output voltage VOL Low-level output voltage IOZ High-impedance output current IIL Low-level input current IIH High-level input current IDVDD IA_DVDD Digital supply current Analog supply current Submit Documentation Feedback TEST CONDITIONS MIN TYP MAX 3.3-V TTL IOH = -4 mA 1.8-V LVCMOS (XTL_OUT) IOH = -0.55 mA 3.3-V TTL IOL = 4 mA 0.5 1.8-V LVCMOS (XTL_OUT) IOL = 0.75 mA 0.4 3.3-V TTL VI = VIL 20 UNIT 2.4 V 1.44 3.3-V TTL VI = VIL 1 1.8-V LVCMOS (XTL_IN) VI = VIL 1 3.3-V TTL VI = VIH 1 1.8-V LVCMOS (XTL_IN) VI = VIH 1 V A A A MCLKI = 24.576 MHz, LRCLK = 192 kHz 110 MCLKI = 12.288 MHz, LRCLK = 48 kHz 100 MCLKI = 8.192 MHz, LRCLK = 32 kHz 70 Power down enabled LRCLK, SCLK, MCLKI running 16 Normal operation MCLKI = 24.576 MHz, LRCLK = 192 kHz 3 mA Power down enabled LRCLK, SCLK, MCLKI running 2 mA Normal operation Electrical Specifications mA 45 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 8.5 Timing Characteristics The following sections describe the timing characteristics of the TAS3108/TAS3108IA. 8.5.1 Master Clock Signals (TAS3108/TAS3108IA) over recommended operating conditions (unless otherwise noted) TEST CONDITIONS PARAMETER f(XTALI) Frequency, XTALI (1/ tc(1)) See tc(1) Cycle time, XTALI f(MCLKI) Frequency, MCLKI (1/ tc(2)) tw(MCLKI) Pulse duration, MCLKI high (1) MIN 6 (2) 50 (2) TYP 6 (2) See (3) 0.4 tc(2) 0.5 tc(2) MCLKI jitter UNIT 20 (2) MHz 166 (2) ns 25 MHz 0.6 tc(2) ns 5 (2) ns Frequency, MCLKO (1/ tc(3)) tr(MCLKO) Rise time, MCLKO CL = 30 pF 15 (2) ns tf(MCLKO) Fall time, MCLKO CL = 30 pF 15 (2) ns Pulse duration, MCLKO high MCLKO jitter td(MI-MO) (1) (2) (3) (4) (5) (6) (7) See (4) HMCLKO XTALI master clock source MHz ns 80 MCLKI master clock source See Delay time, MCLKI rising MCLKO = MCLKI edge to MCLKO rising MCLKO < MCLKI edge 25 (2) f(MCLKO) tw(MCLKO) 6 (2) MAX ps (5) See (6) 20 (2) See (6) (7) 20 (2) ns Duty cycle is 50/50. This measurement is specified by design. Period of MCLKI = TMCLKI = 1 / fMCLKI HMCLKO = 1/(2 x MCLKO). MCLKO has the same duty cycle as MCLKI when MCLKO = MCLKI. When MCLKO = 0.5 MCLKI or 0.25 MCLKI, the duty cycle of MCLKO is typically 50%. When MCLKO is derived from MCLKI, MCLKO jitter = MCLKI jitter Only applies when MCLKI is selected as master source clock Also applies to MCLKO falling edge when MCLKO = MCLKI/2 or MCLKI/4. XTALI tc(1) tw(MCLKI) MCLKI tc(2) td(MI-MO) tw(MCLKO) tf(MCLKO) tr(MCLKO) MCLKO tc(3) T0088-01 Figure 8-1. Master Clock Signal Timing Waveforms 46 Electrical Specifications Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 8.5.2 Serial Audio Port Slave Mode Signals (TAS3108/TAS3108IA) over recommended operating conditions (unless otherwise noted) PARAMETER fLRCLK TEST CONDITIONS MIN MAX UNIT 32 (1) 192 (1) kHz 0.4 tc(SCLKIN) (1) 0.5 tc(SCLKIN) 0.6 tc(SCLKIN) (1) 64 fS (1) (1) Frequency, LRCLK (fS) tw(SCLKIN) Pulse duration, SCLKIN high fSCLKIN Frequency, SCLKIN tpd1 Propagation delay, SCLKIN falling edge to SDOUT tsu1 Setup time, LRCLK to SCLKIN rising edge th1 Hold time, LRCLK from SCLKIN rising edge See (2) See (3) 25 ns MHz 15 (1) ns 10 (1) ns 0.5 tc(SCLKIN) (1) ns (1) ns ns tsu2 Setup time, SDIN to SCLKIN rising edge 10 th2 Hold time, SDIN from SCLKIN rising edge 10 (1) tpd2 Propagation delay, SCLKIN falling edge to SCLKOUT2 falling edge (1) (2) (3) TYP 17 (1) ns This measurement is specified by design. Period of SCLKIN = TSCLKIN = 1/fSCLKIN Duty cycle is 50/50. tw(SCLKIN) tc(SCLKIN) SCLKIN th1 tsu1 LRCLK (Input) tpd1 SDOUT1 SDOUT2 SDOUT3 SDOUT4 th2 tsu2 SDIN1 SDIN2 SDIN3 SDIN4 tpd2 SCLKOUT2 T0090-01 Figure 8-2. Serial Audio Port Slave Mode Timing Waveforms Submit Documentation Feedback Electrical Specifications 47 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 8.5.3 Serial Audio Port Master Mode Signals (TAS3108/TAS3108IA) over recommended operating conditions (unless otherwise noted) PARAMETER f(LRCLK) Frequency LRCLK tr(LRCLK) Rise time, LRCLK tf(LRCLK) Fall time, LRCLK TEST CONDITIONS MIN CL = 30 pF (2) (2) 32 (1) TYP MAX 192 (1) UNIT kHz CL = 30 pF 12 (1) ns Duty cycle is 50/50. 12 (1) ns 64 fS (1) 25 (1) f(SCLKOUT) Frequency, SCLKOUT1/SCLKOUT2 CL = 30 pF MHz tr(SCLKOUT) Rise time, SCLKOUT1/SCLKOUT2 CL = 30 pF 20 (1) ns tf(SCLKOUT) Fall time, SCLKOUT1/SCLKOUT2 CL = 30 pF 20 (1) ns (1) ns tpd1(SCLKOUT1) Propagation delay, SCLKOUT1 falling edge to LRCLK edge 4 tpd1(SCLKOUT2) Propagation delay, SCLKOUT2 falling edge to LRCLK edge 4 (1) ns tpd2 Propagation delay, SCLKOUT2 falling edge to SDOUT 4 (1) ns (1) tsu Setup time, SDIN to SCLKOUT1 rising edge 20 th Hold time, SDIN from SCLKOUT1 rising edge 23 (1) t(SKEW) Skew time, SCLKOUT1 to SCLKOUT2 (1) (2) ns ns 3 (1) ns This measurement in specified by design. Rise time and fall time measured from 20% to 80% of maximum height of waveform. tr(SCLKOUT) tf(SCLKOUT) SCLKOUT2 tr(SCLKOUT) tf(SCLKOUT) tsk SCLKOUT1 tpd1(SCLKOUT2) tpd1(SCLKOUT1) LRCLK (Output) tf(LRCLK), tr(LRCLK) SDOUT1 SDOUT2 SDOUT3 SDOUT4 tpd2 th tsu SDIN1 SDIN2 SDIN3 SDIN4 T0091-01 Figure 8-3. TAS3108/TAS3108IA Serial Audio Port Master Mode Timing Waveforms 48 Electrical Specifications Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 8.5.4 Pin-Related Characteristics of the SDA and SCL I/O Stages for F/S-Mode I 2C-Bus Devices PARAMETER TEST CONDITIONS VIL LOW-level input voltage VIH HIGH-level input voltage Vhys Hysteresis of inputs VOL1 LOW-level output voltage (open drain or open collector) 3-mA sink current tof Output fall time from VIHmin to VILmax Bus capacitance from 10 pF to 400 pF II Input current, each I/O pin tSP(SCL) STANDARD MODE FAST MODE UNIT MIN MAX MIN MAX -0.5 (1) 0.8 -0.5 (1) 0.8 2 V N/A 0.05 VDD (1) V 2 N/A V 0 0.4 (1) V 250 (1) 7 + 0.1 Cb (2) (1) 250 (1) ns -10 10 -10 (3) 10 (3) A SCL pulse duration of spikes that must be suppressed by the input filter N/A N/A 14 (4) (1) ns tSP(SDA) SDA pulse duration of spikes that must be suppressed by the input filter N/A N/A 22 (4) (1) ns CI Capacitance, each I/O pin (1) (2) (3) (4) 10 (1) 10 (1) pF This measurement in specified by design. Cb = capacitance of one bus line in pF. The output fall time is faster than the standard I2C specification. The I/O pins of fast-mode devices must not obstruct the SDA and SDL lines if VDD is switched off. These values are valid at the 135-MHz DSP clock rate. If DSP clock is reduced by one half, the tSP doubles. NOTE SDA does not have the standard I2C specification 300-ns internal hold time. SDA must be valid by the rising and falling edges of SCL. Submit Documentation Feedback Electrical Specifications 49 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 Bus-Related Characteristics of the SDA and SCL I/O Stages for F/S-Mode I 2C-Bus Devices 8.5.5 All values are referred to VIHmin and VILmax (see Section 8.5.4). A TEST CONDITIONS PARAMETER STANDARD MODE MIN FAST MODE MAX MIN UNIT MAX fSCL SCL clock frequency (1) 0 (1) tHD-STA Hold time (repeated) START condition. After this period, the first clock pulse is generated. 4 (1) 0.6 (1) s tLOW LOW period of the SCL clock 4.7 (1) 1.3 (1) s tHIGH HIGH period of the SCL clock (1) (1) s tSU-STA Setup time for repeated START 4.7 (1) 0.6 (1) s tSU-DAT Data setup time 250 (1) 100 (1) tHD-DAT Data hold time 4 (3) (4) 0 tr Rise time of both SDA and SCL signals tf Fall time of both SDA and SCL tBUF Bus free time between a STOP and START condition Cb Capacitive load for each bus line VnL Noise margin at the LOW level for each connected device (including hysteresis) 0.1 VDVDD VnH Noise margin at the HIGH level for each connected device (including hysteresis) 0.2 VDVDD (1) (5) 400 (2) kHz ns 0.9 (1) 1000 (1) 20 + 0.1 Cb (5) (1) 300 (1) ns 300 (1) 20 + 0.1 Cb (5) (1) 300 (1) ns 0 (1) s 1.3 (1) s 0.6 4.7 (1) (1) s 3.45 (1) (1) Setup time for STOP condition (4) 0.6 (1) tSU-STO (1) (2) (3) 4 0 (1) 100 400 (1) (1) 400 (1) pF (1) V 0.2 VDVDD (1) V 0.1 VDVDD This measurement is specified by design. In master mode, the maximum speed is 375 kHz. Note that SDA does not have the standard I2C specification 300-ns internal hold time. SDA must be valid by the rising and falling edges of SCL. TI recommends that a 2-k pullup resistor be used to avoid potential timing issues. A fast-mode I2C-bus device can be used in a standard-mode I2C-bus system, but the requirement tSU-DAT 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tr-max + tSU-DAT = 1000 + 250 = 1250 ns (according to the standard-mode I2C bus specification) before the SCL line is released. Cb = total capacitance of one bus line in pF. SDA tf tSU-DAT tHD-STA tLOW tr tr tSP tBUF tf SCL tHD-DAT tHD-STA S tSU-STA tSU-STO tHIGH Sr P S T0114-01 Figure 8-4. Start and Stop Conditions Timing Waveforms 50 Electrical Specifications Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 8.5.5.1 Recommended I2C Pullup Resistors It is recommended that the I2C pullup resistors RP be 4.7 k (see Figure 8-5). If a series resistor is in the circuit (see Figure 8-6), then the series resistor RS should be less than or equal to 300 . DVDD TAS3108/TAS3108IA External Microcontroller IP RP SDA SCL IP RP VI(SDA) VI(SCL) B0099-03 Figure 8-5. I2C Pullup Circuit (With No Series Resistor) DVDD TAS3108/TAS3108IA External Microcontroller RP SDA or SCL VI RS (2) VS IP RS (2) (1) B0100-03 (1) VS = DVDD x RS/S = RP). When driven low, VS << VIL requirements. (2) RS 300 Figure 8-6. I2C Pullup Circuit (With Series Resistor) 8.5.6 Reset Timing (TAS3108/TAS3108IA) control signal parameters over recommended operating conditions; these measurements are specified by design (unless otherwise noted) PARAMETER tw(RESET) tr(run) (1) TEST CONDITIONS Pulse duration, RESET active 2 Time to enable I C PLL0 = PLL1 = MICROCLK_DIV = 0 MIN MAX UNIT 10 (1) ns (1) ms 10 This measurement is specified by design. Submit Documentation Feedback Electrical Specifications 51 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 RESET Start of Boot Sequence tw(RESET) Outputs Inactive tr(run) Enable I2C Start System T0029-02 NOTE: MCLK input = 12.288 MHz Figure 8-7. Reset Timing 52 Electrical Specifications Submit Documentation Feedback Not Recommended for New Designs www.ti.com TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 9 Application Information 9.1 Schematics Figure 9-1 shows a typical TAS3108/TAS3108IA application. In this application, the following conditions apply: * * * * * * TAS3108/TAS3108IA is in clock-slave mode. The audio (SDIN1, SDIN2, SDIN3, SDIN4) and clock source (MCLKI) are external. MCLKI = 12.288 MHz Because MCLKI is sourced externally, the TAS3108/TAS3108IA crystal interface is not used. MCLKI and XTLI are logically ORed together, meaning that when the MCLKI pin is used, the XTALI pin must be grounded. I2C register 0x00 contains the default settings which means: - Audio data word size is 24-bit input and 24-bit output. - Serial data format is 2 channel, I2S for input and output. - I2C data transfer is approximately 400 kbps for both master and slave I2C interfaces. - PLL0 = PLL1 = PLL2 = 0 means that fDSPCLK is 11 x MCLKI = 135.2 MHz and that fI2CSCL = 375 kHz. - Sample frequency (fS) is 48 kHz, which requires that fLRCLK = 48 kHz and fSCLKIN = 3.072 MHz. Application code and data are loaded from an external EEPROM using the master I2C interface. Application commands come from the system microprocessor to the TAS3108/TAS3108IA using the slave I2C interface. Good design practice requires isolation between the digital and analog power as shown. Power-supply capacitors of 10 F and 0.1 F should be placed near the power-supply pins AVDD (AVSS) and DVDD (DVSS). The TAS3108/TAS3108IA reset needs external glitch protection. Also, reset going HIGH should be delayed until TAS3108/TAS3108IA internal power is good (~200 s). This is provided by the 1-k resistor, 1-F capacitor, and diode placed near the RESET pin. It is recommended that a 4.7-F capacitor (fast ceramic type) be placed near pin 28 (VR_DIG). This pin must not be used to source external components. Submit Documentation Feedback Application Information 53 Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 1 0.01 F 2 3 4 47 5 6 7 8 Audio and Clock Source 3.3 V 10 47 47 47 47 10 3.3 V 47 10 47 9 11 12 13 14 15 16 System Microprocessor 17 System Reset 10 k 19 18 AVSS AVDD VR_PLL RESERVED XTALI PLL2 XTALO PLL1 MCLKI PLL0 MICROCLK_DIV RESERVED CS0 RESET GPIO PDN DVDD DVSS DVDD TAS3108 (TAS3108IA) SDIN1 DVSS VR_DIG SDIN2 SDOUT1 SDIN3 SDOUT2 SDIN4 SDOUT3 SDA1 SDOUT4 SCL1 SCLKOUT2 SDA2 SCLKOUT1 SCL2 MCLKO LRCLK SCLKIN 38 3.3V_AVDD 37 36 35 34 33 32 31 30 1 k + System Reset 0.1 F 3.3 V 29 28 4.7 F 27 47 26 47 25 47 24 47 23 47 Audio Output 22 21 20 10 k to DVDD EEPROM (Program Code and Data) TAS3108/ TAS3108IA Power Supply 3.3 3.3 V 3.3V_AVDD to AVDD 10 F(1) + 0.1 F 10 F(1) + 0.1 F Ferrite Bead S0123-01 (1) Capacitors should be placed as close as possible to the power-supply pins. Figure 9-1. Typical Application Diagram 54 Application Information Submit Documentation Feedback Not Recommended for New Designs TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS www.ti.com SLES152B - OCTOBER 2005 - REVISED NOVEMBER 2007 9.2 Recommended Oscillator Circuit TAS3108/TAS3108IA C1 Osc Circuit rd XO C2 XI AVSS S0114-01 * * * * * MCLKI and XTLI are logically ORed together, meaning that when the XTALI pin is used, the MCLKI pin must be grounded. Crystal type = Parallel-mode, fundamental-mode crystal rd = Drive-level control resistor - vendor specified CL = Crystal load capacitance (capacitance of circuitry between the two terminals of the crystal) CL = (C1 x C2)/C1 + C2) + CS (where CS = board stray capacitance, ~2 pF) 9.3 Recommended PCB Design for TAS3108IA Applications Automotive applications require that the TAS3108IA operates properly while in an ambient temperature range of -40 C to 105C. Under the high-temperature condition of 105C ambient, the TAS3108IA thermal pad must be soldered to a copper area on the PCB designed for thermal relief. High-temperature applications also require that the application be built on a high-K dielectric PCB. High-K dielectric PCB requirements for using TAS3108IA with soldered thermal pad: * 0.062 in thick * Minimum 3-in x 3-in PCB * 2-oz copper traces located on top of the board (0,071 mm thick) * Copper area located on the top and bottom of the PCB for soldering * Power and ground planes, 1-oz. copper (0,036 mm thick) * Thermal vias, 0.3-mm diameter, 1.5-mm pitch * Thermal isolation of power plane If the target application limits the ambient temperature to 0C to 70C (standard commercial temperature range), the thermal pad does not need to be soldered to the PCB. For more information, see PowerPADTM Thermally Enhanced Package (SLMA002) and PowerPADTM Made Easy (SLMA004). Submit Documentation Feedback Application Information 55 PACKAGE OPTION ADDENDUM www.ti.com 2-Feb-2012 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/ Ball Finish MSL Peak Temp (3) TAS3108DCP NRND HTSSOP DCP 38 50 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR TAS3108DCPG4 NRND HTSSOP DCP 38 50 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR TAS3108DCPR NRND HTSSOP DCP 38 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR TAS3108DCPRG4 NRND HTSSOP DCP 38 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR TAS3108IADCP NRND HTSSOP DCP 38 50 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR TAS3108IADCPG4 NRND HTSSOP DCP 38 50 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR TAS3108IADCPR NRND HTSSOP DCP 38 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR TAS3108IADCPRG4 NRND HTSSOP DCP 38 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR Samples (Requires Login) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Addendum-Page 1 PACKAGE OPTION ADDENDUM www.ti.com 2-Feb-2012 Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) TAS3108DCPR HTSSOP DCP 38 2000 330.0 16.4 TAS3108IADCPR HTSSOP DCP 38 2000 330.0 16.4 Pack Materials-Page 1 B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 6.9 10.2 1.8 12.0 16.0 Q1 6.9 10.2 1.8 12.0 16.0 Q1 PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TAS3108DCPR HTSSOP DCP 38 2000 367.0 367.0 38.0 TAS3108IADCPR HTSSOP DCP 38 2000 367.0 367.0 38.0 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP(R) Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2012, Texas Instruments Incorporated