Features
Usable for Automotive 12V/24V and Industrial Applications
Maximum High-speed Data Transmissions up to 1 MBaud
Fully Compatible with ISO 11898
Controlled Slew Rate
Standby Mode
TXD Input Compatible to 3.3V
Short-circuit Protection
Overtemperature Protection
High Voltage Bus Lines Protection, –40V to +40V
High Speed Differential Receiver Stage with a Wide Common Mode Range,
–10V to +10V, for High Electromagnetic Immunity (EMI)
Fully Controlled Bus Lines, CANH and CANL to Minimize
Electromagnetic Emissions (EME)
High ESD Protection at CANH, CANL HBM 8 kV, MM 300V
1. Description
The ATA6660 is a monolithic circuit based on the Atmel®’s Smart Power BCD60-III
technology. It is especially designed for high speed CAN-Controller (CAN-C) differen-
tial mode data transmission between CAN-Controllers and the physical differential bus
lines.
Figure 1-1. Block Diagram
4 RXD
5 VREF
7 CANH
6 CANL
8 RS
2 GND
3 VCC
1 TXD TXD Input Stage
Constant Slope/
Standby
Overtemperature
and Short Circuit
Protection
Driver
Reference
Voltage
0.5*VCC
Receiver
High-speed Can
Transceiver
ATA6660
4582E–AUTO–02/08
2
4582E–AUTO–02/08
ATA6660
2. Pin Configuration
Figure 2-1. Pinning SO8
TXD
GND
VCC
RXD
RS
CANH
CANL
VREF
1
2
3
4
8
7
6
5
Table 2-1. Pin Description
Pin Symbol Function
1 TXD Transmit data input
2 GND Ground
3 VCC Supply voltage
4 RXD Receive data output
5 VREF Reference voltage output
6 CANL Low level CAN voltage input/output
7 CANH High level CAN voltage input/output
8 RS Switch Standby Mode/Normal Mode
3
4582E–AUTO–02/08
ATA6660
3. Functional Description
The ATA6660 is a monolithic circuit based on Atmel’s Smart Power BCD60-III technology. It is
especially designed for high-speed differential mode data transmission in harsh environments
like automotive and industrial applications. Baudrate can be adjusted up to 1 Mbaud. The
ATA6660 is fully compatible to the ISO11898, the developed standard for high speed CAN-C
(Controller Area Network) communication.
3.1 Voltage Protection and ESD
High voltage protection circuitry on both line pins, CANH (pin 7) and CANL (pin 6), allow bus line
voltages in the range of –40V to +40V. ESD protection circuitry on line pins allow HBM = 8 kV,
MM = 300V. The implemented high voltage protection on bus line output/input pins (7/6) makes
the ATA6660 suitable for 12V automotive applications as well as 24V automotive applications.
3.2 Slope Control
A fixed slope is adjusted to prevent unsymmetrical transients on bus lines causing EMC prob-
lems. Controlled bus lines, both CANH and CANL signal, will reduce radio frequency
interference to a minimum. In well designed bus configurations the filter design costs can be
reduced dramatically.
3.3 Overcurrent Protection
In the case of a line shorts, like CANH to GND, CANL to VCC, integrated short current limitation
allows a maximum current of ICANH_SC or ICANL_SC. If junction temperature rises above 165°C an
internal overtemperature protection circuitry shuts down both output stages, the receiver will
stay activated.
3.4 Standby Mode
The ATA6660 can be switched to Standby Mode by forcing the voltage VRS > 0.87 ×VCC. In
Standby Mode the supply current will reduce dramatically, supply current during Standby Mode
is typical 600 µA (IVCC_stby). Transmitting data function will not be supported, but the opportunity
will remain to receive data. A high-speed comparator is listening for activities on the bus. A dom-
inant bus signal will force the output RXD to a low level in typical tdRXDL = 400 ns. If the RS pin is
not connected, causing through a broken connection to the controller, the ATA6660 will switch to
Standby Mode automatically.
3.5 High-speed Receiver
In Normal Mode a fast receiver circuitry combined with a resistor network is able to detect differ-
ential bus line voltages Vrec_th > 0.9V as dominant bit, differential bus line voltages Vrec_th <0.5V
as recessive bit.
The wide receiver common mode range, –10V to +10V, combined with a symmetrical differential
receiver stage offers high immunity against electromagnetic interference. A typical hysteresis of
70 mV is implemented. Dominant differential bus voltages forces RXD output (pin 4) to low level,
recessive differential bus voltages to high level.
4
4582E–AUTO–02/08
ATA6660
3.6 TXD Input
The input stage pin 1 (TXD) is compatible for 3.3V output levels from new controller families.
Pull-up resistance (25 k) forces the IC to Recessive Mode, if TXD-Pin is not connected. TXD
low signal drives the transmitter into dominant state.
3.7 Transmitter
A integrated complex compensation technique allows stable data transmission up to 1 MBaud.
Low level on TXD input forces bus line voltages CANH to 3.5V, CANL to 1.5V with a termination
resistor of 60. In the case of a line short circuit, like CANH to GND, CANL to VCC, integrated
short current limitation circuitry allows a maximum current of 150 mA. If junction temperature
rises above typical 163°C an internal overtemperature protection shuts down both output stages,
the Receive Mode will stay activated.
3.8 Split Termination Concept
With a modified bus termination (see Figure 8-3 on page 10) a reduction of emission and a
higher immunity of the bus system can be achieved. The one 120 resistor at the bus line end
nodes is split into two resistors of equal value, i.e., two resistors of 60. The resistors for the
stub nodes is recommended with two resistors of 1.3 k. (for example 8 stub nodes and 2 bus
end nodes) Notice: The bus load of all the termination resistors has to stay within the range of
50 to 65.
The common mode signal at the centre tap of the termination is connected to ground via a
capacitor of e.g., Csplit = 10 nF to 100 nF. A separate ground lead to the ground pin of the mod-
ule connector is recommended.
5
4582E–AUTO–02/08
ATA6660
4. Absolute Maximum Ratings
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this
specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Parameters Symbol Conditions Min. Max. Unit
Supply voltage VCC –0.3 +6 V
DC voltage at pins 1, 4, 5 and 8 VTXD, VREF
, VRS,
VRXD –0.3 VCC +0.3 V
DC voltage at pins 6 and 7 VCANH, VCANL 0V < VCC < 5.25V;
no time limit –40.0 +40.0 V
Transient voltage at pins 6 and 7 –150 +100 V
Storage temperature TStg –55 +150 °C
Operating ambient temperature Tamb –40 +125 °C
ESD classification All pins HBM ESD S.5.1
MM JEDEC A115A
±3000
±200
V
V
ESD classification Pin 6, 7 versus
pin 2
HBM 1.5 k, 100 pF
MM 0, 200 pF
±8000
±300
V
V
5. Thermal Resistance
Parameters Symbol Value Unit
Thermal resistance from junction to ambient RthJA 160 K/W
6. Truth Table
VCC TXD RS CANH CANL Bus State RXD
4.75V to 5.25V 0 < 0.3 × VCC 3.5V 1.5V Dominant 0
4.75V to 5.25V 1 (or floating) < 0.3 × VCC 0.5 × VCC 0.5 × VCC Recessive 1
4.75V to 5.25V X > 0.87 × VCC 0.5 × VCC 0.5 × VCC Recessive 1
7. RS (Pin 8) Functionality
Slope Control Mode Voltage and Current Levels
VRS > 0.87 × VCC Standby IRS < | 10 µA |
VRS < 0.3 × VCC Constant slope control IRS 500 µA
6
4582E–AUTO–02/08
ATA6660
8. Electrical Characteristics
VCC = 4.75V to 5.25V; Tamb = –40°C to +125°C; RBus = 60; unless otherwise specified.
All voltages referenced to ground (pin 2); positive input current.
No. Parameters Test Conditions Pin Symbol Min. Typ. Max. Unit Type*
1 Supply Current
1.1 Supply current
dominant
VTXD = 0V
VRS = 0V 3I
vcc_dom 45 60 mA A
1.2 Supply current
recessive
VTXD = 5V
VRS = 0V 3I
vcc_rec 10 15 mA A
1.3 Supply current standby VRS = 5V 3 Ivcc_stby 600 980 µA A
2 Transmitter Data Input TXD
2.1 HIGH level input
voltage
VTXD = 5V
VRS = 0V 1V
TXDH 2V
CC + 0.3 V A
2.2 LOW level input voltage VTXD = 0V
VRS = 0V 1V
TXDL –0.3 +1 V A
2.3 HIGH level input current VTXD = VCC 1I
IH –1 0 µA A
2.4 LOW level input voltage VTXD = 0V 1 IIL –500 -50 µA A
3 Receiver Data Output RXD
3.1 High level output
voltage IRXD = –100 µA 4 VRXDH 0.8 × VCC VCC VA
3.2 Low level output voltage IRXD = 1 mA 4 VRXDL 00.2 × VCC VA
3.3 Short current at RXD VTXD = 5V
VRXD = 0V 4I
RXDs1 –3 -1 mA A
3.4 Short current at RXD VTXD = 0V
VRXD = 5V 4I
RXDs2 26mAA
4 Reference Output Voltage VREF
4.1 Reference output
voltage Normal Mode
VRS = 0V;
–50 µA < I5 < 50 µA 5V
ref_no 0.45 VCC 0.55 VCC VA
4.2 Reference output
voltage Standby Mode
VRS = 5 V;
–5 µA < I5 < 5 µA 5V
ref_stby 0.4 × VCC 0.6 VCC VA
5 DC Bus Transmitter CANH; CANL
5.1 Recessive bus voltage VTXD = VCC; no load 6, 7 VCANH;
VCANL 2.0 2.5 3.0 V A
5.2 IO(CANH)(reces)
IO(CANL)(reces)
–40V < VCANH;
VCANL < 40V;
0V < VCC < 5.25V
6, 7 IO_reces –5 +5 mA A
5.3 CANH output voltage
dominant VTXD = 0V 6, 7 VCANH 2.8 3.5 4.5 V A
5.4 CANL output voltage
dominant VTXD = 0V 6, 7 VCANL 0.5 1.5 2.0 V A
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
7
4582E–AUTO–02/08
ATA6660
5.5
Differential bus output
voltage
(VCANH – VCANL)
VTXD = 0V;
RL = 45 to 60;
VCC = 4.9V
6, 7 Vdiffdom 1.5 2 3.0 V A
5.6 VTXD = VCC; no load 6, 7 Vdiffrec –500 +50 mV A
5.7 Short-circuit CANH
current
VCANH = –10V
TXD = 0V 6, 7 ICANH_SC –35 –100 mA A
5.8 Short-circuit CANL
current
VCANL = 18V
TXD = 0V 6, 7 ICANL_SC 50 - 150 mA A
6 DC Bus Receiver CANH; CANL
6.1
Differential receiver
threshold voltage
Normal Mode
–10V < VCANH < +10V
–10V < VCANL < +10V 6, 7 Vrec_th 0.5 0.7 0.9 V A
6.2
Differential receiver
threshold voltage
Standby Mode
VRS = VCC 6, 7 Vrec_th_stby 0.5 0.7 0.9 V A
6.3 Differential input
hysteresis 6, 7 Vdiff(hys) 70 mV A
6.4
CANH and CANL
common mode input
resistance
6, 7 Ri51525kA
6.5 Differential input
resistance 6, 7 Rdiff 10 30 100 kA
6.6
Matching between
CANH and CANL
common mode input
resistance
6, 7 Ri_m –3 +3 % A
6.7 CANH, CANL input
capacitance 6, 7 Ci20 pF D
6.8 Differential input
capacitance 6, 7 Cdiff 10 pF D
6.9 CANH, CANL input
leakage input current
VCC = 0V
VCANH = 3.5V
VCANL = 1.5V
6, 7 ILI(CANH);
ILI(CANL)
250 µA A
7 Thermal Shut-down
7.1
Shut-down junction
temperature for
CANH/CANL
TJ(SD) 150 163 175 °C B
7.2
Switch on junction
temperature for
CANH/CANL
TJ(SD) 140 154 165 °C B
7.3 Temperature hysteresis THys 10 K B
8. Electrical Characteristics (Continued)
VCC = 4.75V to 5.25V; Tamb = –40°C to +125°C; RBus = 60; unless otherwise specified.
All voltages referenced to ground (pin 2); positive input current.
No. Parameters Test Conditions Pin Symbol Min. Typ. Max. Unit Type*
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
8
4582E–AUTO–02/08
ATA6660
8 Timing Characteristics Normal Mode, VRS 0.3 ×VCC (see Figure 8-1 on page 9)
8.1 Delay TXD to bus active VRS = 0V td(TXD-BUS_ON) 120 180 ns A
8.2 Delay TXD to bus
inactive VRS = 0V td(TXD-BUS_OFF) 50 100 ns A
8.3 Delay TXD to RXD,
recessive to dominant VRS = 0V 6, 7 td_activ(TXD-RXD) 200 420 ns A
8.4 Delay TXD to RXD,
dominant to recessive VRS = 0V td_inactiv(TXD-RXD) 180 460 ns A
8.5
Difference between
Delay TXD to RXD
dominant to Delay
recessive
tdiff = td_activ(TXD-RXD)
– td_inactiv(TXD-RXD) tdiff –280 80 ns A
9 Timing Characteristics Standby Mode VRS 0.87 × VCC
9.1 Bus dominant to RXD
low in Standby Mode VRS = VCC 4t
dRxDL 300 450 ns A
9.2
Wake up time after
Standby Mode (time
delay between Standby
to Normal Mode and to
bus dominant)
TXD = 0V
VRS from 0V to VCC 6, 7 Twake_up sA
10 Standby/Normal Mode Selectable via RS (Pin 8)
10.1 Input voltage for Normal
Mode VRS = VCC 8V
RS 0.3 × VCC VA
10.2 Input current for Normal
Mode VRS = 0V 8 IRS –700 µA A
10.3 Input voltage for
Standby Mode 8V
stby 0.87 ×
VCC VA
8. Electrical Characteristics (Continued)
VCC = 4.75V to 5.25V; Tamb = –40°C to +125°C; RBus = 60; unless otherwise specified.
All voltages referenced to ground (pin 2); positive input current.
No. Parameters Test Conditions Pin Symbol Min. Typ. Max. Unit Type*
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
9
4582E–AUTO–02/08
ATA6660
Figure 8-1. Timing Diagrams
TXD
Vdiff
CANH
CANL
RXD
HIGH
LOW
Dominant
(Bus Active)
Recessive
(Bus Inactive)
HIGH
LOW
0.7VCC
0.3VCC
0.9V
0.5V
t
(TXD_bus_on)
t
d_activ(TXD_RXD)
t
d_inactiv(TXD_RXD)
t
d(TXD_bus_off)
Dominant
CANH
Dominant
CANL
10
4582E–AUTO–02/08
ATA6660
Figure 8-2. Test Circuit for Timing Characteristics
Figure 8-3. Bus Application with Split Termination Concept
2
3
4
8
7
6
5
1
ATA6660
RXD
VCC
GND
TXD RS
CANH
CANL
Vref
C
L = 100p
F
R
L
= 62
C = 15 pF
C = 100 nFC = 47 µF
+ 5V
234
8765
1
ATA6660
RXD
VCC
GND
TXD RS
CANH
CANL
Vref
+ 5V
234
8765
1
ATA6660
TXD
GND
VCC
RXD
RS
CANH
CANL
Vref
C = 15 pF
CAN
Controller
R
L
= 60
C
SPLIT
= 10 nF Bus Line
End Node
C = 47 µF C = 100 nF
CAN
Controller
+ 5V
C = 47 µF C = 100 nF C = 15 pF
R
L
= 60
R
L
= 60
R
L
= 60
R
L
= 1.3 k
R
L
= 1.3 k
C
SPLIT
= 10 nF
C
SPLIT
= 10 nF
Bus Line
End Node
Bus Line
Stub Node
11
4582E–AUTO–02/08
ATA6660
10. Package Information
9. Ordering Information
Extended Type Number Package Remarks
ATA6660-TAPY SO8 Can transceiver, Pb-free, 1k, taped and reeled
ATA6660-TAQY SO8 Can transceiver, Pb-free, 4k, taped and reeled
Package: SO 8
Dimensions in mm
specifications
according to DIN
technical drawings
Issue: 1; 15.08.06
Drawing-No.: 6.541-5031.01-4
14
85
0.2
5±0.2
3.8±0.1
6±0.2
3.7±0.1
4.9±0.1
3.81
0.4
1.27
0.1+0.15
1.4
12
4582E–AUTO–02/08
ATA6660
11. Revision History
Please note that the following page numbers referred to in this section refer to the specific revision
mentioned, and not to this document.
Revision No. History
4582E-BCD-02/08 Put datasheet in the newest template
Section 9 “Ordering Information” on page 11 changed
4582D-BCD-06/06
Put datasheet in the newest template
Pb-free logo on page 1 deleted
Section 9 “Ordering Information” on page 11 changed
4582C-BCD-09/05
Put datasheet in the newest template
Pb-free logo on page 1 added
Heading rows on Table “Absolute Maximum Ratings” on page 5 added
Section 9 “Ordering Information” on page 11 changed
4582E–AUTO–02/08
Headquarters International
Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Atmel Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
Atmel Europe
Le Krebs
8, Rue Jean-Pierre Timbaud
BP 309
78054
Saint-Quentin-en-Yvelines Cedex
France
Tel: (33) 1-30-60-70-00
Fax: (33) 1-30-60-71-11
Atmel Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
Product Contact
Web Site
www.atmel.com
Technical Support
auto_control@atmel.com
Sales Contact
www.atmel.com/contacts
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI-
TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY
WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-
TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF
THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications
and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided
otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use
as components in applications intended to support or sustain life.
© 2008 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, and others are registered trademarks or trademarks of
Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.