Document Number: MMA7261QT
Rev 3, 09/2007
Freescale Semiconductor
Technical Data
© Freescale Semiconductor, Inc., 2005-2007. All rights reserved.
±2.5g - 10g Three Axis Low-g
Micromachined Accelerometer
The MMA7261QT low cost capacitive micromachined accelerometer
features signal conditioning, a 1-pole low pass filter, temperature
compensation and g-Select which allows for the selection among 4
sensitivities. Zero-g offset full scale span and filter cut-off are factory set and
require no external devices. Includes a Sleep Mode that makes it ideal for
handheld battery powered electronics.
Features
Selectable Sensitivity (2.5g/3.3g/6.7g/10g)
Low Current Consumption: 500 μA
Sleep Mod e: 3 μA
Low Voltage Operation: 2.2 V – 3.6 V
6mm x 6mm x 1.45mm QFN
Fast Turn On Time
High Sensitivity (2.5 g)
Integral Signal Conditioning with Low Pass Filter
Robust Design, High Shocks Survivability
Environmentally Preferred Package
Low Cost
Typical Applications
HDD MP3 Player: Freefall Detection
Laptop PC: Freefall Detection , Anti-Theft
Cell Phone: Image Stability, Text Scroll, Motion Dialing, E-Compass
Pedometer: Motion Sensing
PDA: Text Scroll
Navigation and Dead Reckonin g: E-Compass Tilt Compensation
Gaming: Tilt and Motion Sensing, Event Recorder
Robotics: Motion Sensing
ORDERING INFORMATION
Device Name Temperature
Range Package
Drawing Package
MMA7261QT – 40 to +105°C 1622-02 QFN-16, Tray
MMA7261QR2 – 40 to +105°C 1622-02 QFN-16,Tape & Reel
MMA7261QT
MMA7261QT: XYZ AXIS
ACCELEROMETER
±2.5g/3.3g/6.7g/10g
16-LEAD
QFN
CASE 1622-02
Bottom View
Figure 1. Pin Connections
Top View
1516 14 13
12
11
10
1
2
3
4
5678
9
g-Select1
N/C
N/C
N/Cg-Select2
V
DD
V
SS
N/CN/C
N/C
N/C
N/C
X
OUT
Y
OUT
Sleep
Mode
Z
OUT
Sensors
2Freescale Semiconductor
MMA7261QT
Figure 2. Simplified Accelerometer Functional Block Diagram
ELECTRO STATIC DISCHARGE (ESD)
WARNING: This device is sensitive to electrostatic
discharge.
Although the Freescale accelerometer contains internal
2000 V ESD protection circuitry, extra precaution must be
taken by the user to protect the chip from ESD. A charge of
over 2000 volts can accumulate on the human body or
associated test equipment. A charge of this magnitude can
alter the performance or cause failure of the chip. When
handling the accelerometer, proper ESD precautions should
be followed to avoid exposing the device to discharges which
may be detrimental to its performance.
Table 1. Maximum Ratings
(Maximum ratings are the limits to which the device can be exposed without causing permanent damage.)
Rating Symbol Value Unit
Maximum Acceleration (all axis) gmax ±2000 g
Supply Voltage VDD –0.3 to +3.6 V
Drop Test(1)
1. Dropped onto concrete surface from any axis.
Ddrop 1.8 m
Storage Temperature Range Tstg 40 to +125 °C
VSS
ZOUT
YOUT
XOUT
g-Select1
g-Select2
Sleep Mode
VDD
G-Cell
Sensor
Oscillator Clock
Generator X-Temp
Comp
Y-Temp
Comp
Z-Temp
Comp
C to V
Converter
Gain
+
Filter
Control Logic
EEPROM Trim Circuits
Sensors
Freescale Semiconductor 3
MMA7261QT
Table 2. Op erating Characteristics
Unless otherwise noted: –40°C < TA < 105°C, 2.2 V < VDD < 3.6 V, Acceleratio n = 0g, Loaded output(1)
Characteristic Symbol Min Typ Max Unit
Operating Range(2)
Supply Voltage(3)
Supply Current
Supply Current at Sleep Mode(4)
Operating Temperature Range
Acceleration Range, X-Axis, Y-Axis, Z-Axis
g-Select1 & 2: 00
g-Select1 & 2: 10
g-Select1 & 2: 01
g-Select1 & 2: 11
VDD
IDD
IDD
TA
gFS
gFS
gFS
gFS
2.2
-40
3.3
500
3
±2.5
±3.3
±6.7
±10.0
3.6
800
10
+105
V
μA
μA
°C
g
g
g
g
Output Signal
Zero-g (TA = 25°C, VDD = 3.3 V)(5)
Zero-g(4)
X-axis
Y-axis
Z-axis
Sensitivity (TA = 25°C, VDD = 3.3 V)
2.5g
3.3g
6.7g
10g
Sensitivity(4)
X-axis
Y-axis
Z-axis
Bandwidth Response
XY
Z
VOFF
VOFF, TA
VOFF, TA
VOFF, TA
S2.5g
S3.3g
S6.7g
S10g
S,TA
S,TA
S,TA
f-3dB
f-3dB
1.485
-0.5(6)
-4.2(6)
-2.5(6)
444
333
167
111
±0.02(6)
±0.01(6)
±0.01(6)
1.65
-4.5
-6.2
-3.1
480
360
180
120
±0.02
±0.01
±0.00
350
150
1.815
-7.0(7)
-6.9(7)
-3.8(7)
516
387
193
129
±0.02(7)
±0.01(7)
±0.01(7)
V
mg/°C
mg/°C
mg/°C
mV/g
mV/g
mV/g
mV/g
%/°C
%/°C
%/°C
Hz
Hz
Noise
RMS (0.1 Hz – 1 kHz)(4)
Power Spectral Density RMS (0.1 Hz – 1 kHz)(4) nRMS
nPSD
4.7
350
mVrms
μg/
Control Timing
Power-Up Response Time(8)
Enable Response Time(9)
Sensing Element Resonant Frequency
XY
Z
Internal Sampling Frequency
tRESPONSE
tENABLE
fGCELL
fGCELL
fCLK
1.0
0.5
6.0
3.4
11
2.0
2.0
ms
ms
kHz
kHz
kHz
Output Stage Performance
Full-Scale Output Range (IOUT = 30 µA) VFSO VSS+0.25 VDD–0.25 V
Nonlinearity, XOUT, YOUT, ZOUT NLOUT –1.0 +1.0 %FSO
Cross-Axis Sensitivity(10) VXY, XZ, YZ ——5.0 %
1. For a loaded output, the measurements are observed after an RC filter consisting of a 1.0 kΩ resistor and a 0.1 µF capacitor on VDD-GND.
2. These limits define the range of operation for which the part will meet specification.
3. Within the supply range of 2.2 and 3.6 V, the device operates as a fully calibrated linear accelerometer. Beyond these supply limits the device
may operate as a linear device but is not guaranteed to be in calibration.
4. This value is measured with g-Select in 2.5g mode.
5. The device can measure both + and – acceleration. With no input acceleration the output is at midsupply. For positive acceleration the output
will increase above VDD/2. For negative acceleration, the output will decrease below VDD/2.
6.These values represent the 10th percentile, not the minimum.
7.These values represent the 90th percentile, not the maximum.
8. The response time between 10% of full scale VDD input voltage and 90% of the final operating output voltage.
9. The response time between 10% of full scale Sleep Mode input voltage and 90% of the final operating output voltage.
10. A measure of the device’s ability to reject an acceleration applied 90° from the true axis of sensitivity.
Hz
Sensors
4Freescale Semiconductor
MMA7261QT
PRINCIPLE OF OPERATION
The Freescal e accelerometer is a surf ace-micromachined
integrated-circuit accelerometer.
The device consists of two surface micromachined
capacitive sensing cells (g- cell) and a signal conditioning
ASIC contained in a single integrated circuit package. The
sensing elements are sealed hermetically at the wafer level
using a bulk micromachined cap wafer.
The g-cell is a mechanical structure formed from
semiconductor materials (postillion) using semiconductor
processes (masking and etching). It can be modeled as a set
of beams attached to a movable central mass that move
between fixed beams. The movable beams can be deflected
from their rest position by subjecting the system to an
acceleration (Figure 3).
As the beams attached to the central mass move, the
distance from them to the fixed beams on one side will
increase by the same amount that the distance to the fixed
beams on the other side decreases. The change in distance
is a measure of acceleration.
The g-cell beams form two back-to-back capacitors
(Figure 3). As the center beam moves with acceleration, the
distance between the beams changes and each capacitor's
value will change, (C = Aε/D). Where A is the area of the
beam, ε is the dielectric constant, and D is the distance
between the beams.
The ASIC uses switched capacitor techniques to measure
the g-cell capacitors and extract the acceleration data from
the difference between the two capacitors. The ASIC also
signal conditions and filters (switched capacitor) the signal,
providing a high level output voltage that is ratiometric and
proportional to acceleration.
Figure 3. Simplified Transducer Physical Model
SPECIAL FEATURES
g-Select
The g-Select feature allows for the selection among 4
sensitivities present in the device. Depending on the logic
input placed on pins 1 and 2, the device internal gain will be
changed allowing it to function with a 2.5g, 3.3g, 6.7g, or 10g
sensitiv ity (Table 3). This feature is ideal when a product has
applications requi ring different sensitivities for optimum
performance. The sensitivity can be changed at anytime
during the operation of the product. The g-Select1 and g-
Select2 pins can be left unconnecte d for applications
requiring only a 2.5g sensitivity as the device has an internal
pull-down to keep it at that sensitiv ity (480mV/g).
Sleep Mode
The 3 axis accelerometer provides a Sleep Mode that is
ideal for battery operated products. When Sleep Mode is
active, the device outputs are turned off, providing significant
reduction of operating current. A low input signal on pin 12
(Sleep Mode) will place the device in thi s mode and redu ce
the current to 3uA typ. For lower power consumption, it is
recommended to set g-Select1 and g-Select2 to 2.5g mode.
By placing a high input signal on pin 12, the device will
resume to normal mode of operation.
Filtering
The 3 axis acceleromete r contains onboard sing le-pole
switched capacitor filters. Because the filter is realized using
switched capacitor techniques, there is no requirement for
external passive components (resistors and capacitors) to set
the cut-off frequency.
Ratiometricity
Ratiometricity simply means the output offset voltage and
sensitivity will scale linearly with applied supply voltage. That
is, as supply voltage is increased, the sensitivity and offset
increase linearly; as supply voltage decreases, offset and
sensitivity decrease linearly. This is a key feature when
interfacing to a microcontroller or an A/D converter because
it provides system level cancellation of supply induced errors
in the analog to digital conversion process.
Acceleration
Table 3. g-Select pin Descr ipt ions
g-Select2 g-Select1 g-Range Sensitivity
0 0 2.5g 480mV/g
0 1 3.3g 360mV/g
1 0 6.7g 180mV/g
1 1 10g 120mV/g
Sensors
Freescale Semiconductor 5
MMA7261QT
BASIC CONNECTIONS
Pin Descriptions
Figure 4. Pinout Description
Figure 5. Acce lerometer with Recommended
Connection Diagram
PCB Layout
Figure 6. Recommende d PCB La yout for Interfacing
Accelerometer to Microcontroller
NOTES:
1. Use 0.1 µF capacitor on VDD to decouple the power
source. Do not exceed capacitor values of 2.2 or
3.3 µF. Slow dV/dt rise times on VDD may cause the
device to not power up below 0°C.To ensure
operation below 0°C ensure VDD line has the ability
to reach 2.2V in < 0.1 ms as measured on the device
at the VDD pin. If output signal does not assert itself,
then the dv/dt at the VDD pin of the device should be
measured.
2. Physical coupling distance of the accelerometer to
the microcontroller should be minimal.
3. The flag underneath the package is internally
connected to ground. It is not recommended for the
flag to be soldered down.
4. Place a ground plane beneath the accelerometer to
reduce noise, the ground plane should be attached to
all of the open ended terminals shown in Figure 6.
5. Use an RC filt er w it h 1.0 kΩ and 0.1 µF on the
outputs of the accelerometer to minimize clock noise
(from the switched capacitor filter circuit).
6. PCB layout of power and ground should not couple
power supply noise.
7. Accelerometer and microcontroller should not be a
high current path.
8. A/D sampling rate and any external power supply
switching frequency should be selected such that
they do not interfere with th e in t ern a l acce le ro meter
sampling frequency (11 kHz for the sampling
frequency). This will prevent aliasing errors.
9. PCB layout should not run traces or vias under the
QFN part . Th is co ul d le ad to gr ou nd shorting to the
accelerometer flag.
Table 4. Pin Descriptions
Pin No. Pin Name Description
1 g-Select1 Logic input pin to select g level.
2 g-Select2 Logic input pin to select g level.
3V
DD Power Supply Input
4V
SS Power Supply Ground
5 - 7 N/C No internal connection.
Leave unconnected.
8 - 11 N/C Unused for factory trim.
Leave unconnected.
12 Sleep Mode Logic input pin to enable product or
Sleep Mode.
13 ZOUT Z direction output voltage.
14 YOUT Y direction output voltage.
15 XOUT X direction output voltage.
16 N/C No internal connection.
Leave unconnected.
Top View
1516 14 13
12
11
10
1
2
3
4
5678
9
g-Select1
N/C
N/C
N/Cg-Select2
VDD
VSS
N/C
N/CN/C
N/C
N/C
N/C
XOUT
YOUT
Sleep Mode
Sleep Mode
VDD
VSS
0.1 μF
3
4
VDD
0.1 μF
14
0.1 μF
15
12 XOUT
YOUT
1 kΩ
1 kΩ
Logic
Input
2
1
0.1 μF
13
ZOUT 1 kΩ
Logic
Inputs
g-Select2
g-Select1
MMA7261QT
POWER SUPPLY
VDD
VSS
Sleep Mode
g-Select1
g-Select2
X
OUT
Y
OUT
Z
OUT
Accelerometer
VDD
VSS
VRH
P0
P1
P2
A/DIN
A/DIN
A/DIN
CCC
R
R
R
C
C
C
Microcontroller
CC
Sensors
6Freescale Semiconductor
MMA7261QT
1516 14 13
12
11
10
1
2
3
4
5678
9
+X
DYNAMIC ACCELERATION
+Y
-Y
-X
Top View
16-Pin QFN Package
STATIC ACCELERATION
Direction of Earth’s gravity field.*
X
OUT
@ 0g = 1.65V
Y
OUT
@ -1g = 1.17V
Z
OUT
@ 0g = 1.65V
XOUT @ -1g = 1.17 V
YOUT @ 0g = 1.65 V
ZOUT@ 0g = 1.65V
XOUT @ 0g = 1.65 V
YOUT @ +1g = 2.13 V
ZOUT@ 0g = 1.65 V
XOUT @ +1g = 2.13 V
YOUT @ 0g = 1.65 V
ZOUT@ 0g = 1.65V
* When positioned as shown, the Earth’s gravity will result in a positive 1g output.
Side View
Top
Bottom
: Arrow indicates direction of mass movement.
Top View
Side View
XOUT @ 0g = 1.65 V
YOUT @ 0g = 1.65 V
ZOUT@ +1g = 2.13V
XOUT @ 0g = 1.65 V
YOUT @ 0g = 1.65 V
ZOUT@ -1g = 1.17 V
-Z +Z
Sensors
Freescale Semiconductor 7
MMA7261QT
MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS
Surface mount board layout is a critical portion of the total
design. The footprint for the surface mount packages must be
the correct size to ensure proper solder connection interface
between the board and the package.
With the correct footprint, the packages will self-align when
subjected to a solder reflow process. It is always
recommended to design boards with a solder mask layer to
avoid bridging and shorting between solder pads.
The flag underneath the package is internally connected to
ground. It is not recommended for the flag to be soldered
down.
Figure 7. PCB Footprint for 16-Lead QFN, 6x6 mm for
Consumer Grade Products and Applications
Pin 1 ID
(non-metallic)
Note: The die pad (flag) is not generally recommended to be
soldered down for consumer product application. All dimensions
are in mm.
Do not solder down
flag and 4 corner
ground pads on the
package for
consumer application
Do not place any top
metal patterns or via
structures beneath
the package
Sensors
8Freescale Semiconductor
MMA7261QT
PCB DESIGN GUIDELINES
The following are the recommended guidelines to follow
for mounting QFN sensors for either automotive or consumer
applications.
1. NSMD (Non Solder Mask Defined) is shown in
Figure 8.
2. Solder mask opening = PCB land pad +0.1 mm.
3. Stencil aperture size = PCB land pad – 0.025mm, as
shown in Figure 9 with a 6mil stencil.
4. Do not place insertion components or vias at a
distance less than 2mm from the package land area.
5. Signal trace connected to pads should be as
symmetric as possible. Put dummy traces if there is
NC pads, in order to have same length of exposed
trace for all pads. Signal traces with 0.1mm width and
min. 0.5mm length for all PCB land pad near package
are recommended as shown in Figure 8 and
Figure 9. Wider trace can be continued after the
0.5mm zone.
6. Use a standard pick and place process and
equipment (no hand soldering process).
7. It is recommended to use a cleanable solder paste
with an additional cleaning step after SMT mount
8. It is recommended to avoid screwing down the PCB
to fix it into an enclosure since this may cause the
PCB to bend.
9. PC boards should be rated for multiple reflow of lead-
free conditions with 260°C maximum temperature.
Figure 8. NSMD Solder Mask Design Guidelines
Figure 9. Stencil Design Guidelines
0.55 mm
0.50 m
m
Packag e Pad PCB l and pattern - NSMD
Cu: 0. 55 x 0.50 mm sq .
So lder mask open i ng =
PCB land pad +0.1mm
=0.65x0. 60 mm sq.
Signal trace 0. 1mm wid t h
and 0.5mm (min) length near
pac kage. Wi der trace can be
continued after these traces.
Stencil opening (black) for land pad (yellow)
= PCB landing pad -0.025mm
= 0. 5 25mmx 0,475mm
Package foot pirnt
Signal tr ace near package : 0.1mm w idth and
0.5mm (m in) length are recom m ended near
package. Wider trace can be continued after
these.
Sensors
Freescale Semiconductor 9
MMA7261QT
PACKAGE DIMENSIONS
CASE 1622-02
ISSUE B
16-LEAD QFN
PAGE 1 OF 3
Sensors
10 Freescale Semiconductor
MMA7261QT
PACKAGE DIMENSIONS
CASE 1622-02
ISSUE B
16-LEAD QFN
PAGE 2 OF 3
Sensors
Freescale Semiconductor 11
MMA7261QT
PACKAGE DIMENSIONS
CASE 1622-02
ISSUE B
16-LEAD QFN
PAGE 3 OF 3
MMA7261QT
Rev. 3
09/2007
Information in this docume nt is provided solely to enable system and software
implementers to use Freescale Semiconduct or products. There are no express or
implied copyright licenses granted hereunder to design or fabricate any integrated
circuits or integrated circuits based on the infor m ation in this document.
Freescale Semiconductor reserves the ri ght to make changes without further notice to
any products herein. Freescale Semiconductor makes no warranty, representation or
guarantee regarding the suitability of its products for any particular purpose, nor does
Freescale Semiconductor assume any liability arising out of the application or use of any
product or circuit, and specifically disclaims any and all liability, including without
limitation consequen tial or incidental damages. “Typical” parameters that may be
provided in Freescale Se miconductor data sheets and/or specifications can and do vary
in different applications and actual performance may vary over time. All operating
parameters, includin g “Typicals”, must be validated for each customer application by
customer’s technical experts . Freescale Semiconductor does not convey any license
under its patent rights no r the rights of other s. Freescale Semiconductor products are
not designed, intended, or authorized for use as components in systems intended for
surgical implant into the body, or other applications intended to support or sustain life,
or for any other application in which th e failure of th e Freescale Semiconductor product
could create a situation where personal injury or deat h may occur. Should Buyer
purchase or use Freescale Semiconductor products for any such unintended or
unauthorized application, Buyer shall indemn ify and hold Freescale Semiconductor and
its officers, employees, subsidiaries, affiliates, and distributors harmless against all
claims, costs, damages, and expenses, and reasonable attorney fees arising out of,
directly or indirectly, any claim of personal injury or death associated with such
unintended or unauthorized use, even if such claim alleges that Fr eescale
Semiconductor was negligent regarding the design or manufacture of the part.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
All other product or service names are the property of their respective owners.
© Freescale Semiconductor, Inc., 2005-2007. All rights reserved.
How to Reach Us:
Home Page:
www.freescale.com
Web Support:
http://www.freescale.com/support
USA/Europe or Locations Not Listed:
Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support
Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com
Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com
For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com
RoHS-compliant and/or Pb-free version s of Freescale products have the functionality and electrical
characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For fu rther
information, see http:/www.freescale.com or contact your Freescale sales representative.
For information o n Freescale’ s Environmenta l Product s program, go to http://www.freescale.com/epp.