1PS8492D 11/13/08
Block Diagram
PI49FCT3805D/E
3.3V, 2 x 1:5 CMOS Clock Driver
Description
Pericom Semiconductor’s PI49FCT3805D/E is composed of
non-inverting drivers. The outputs are confi gured into 2 groups of
one-in, fi ve-out with independent output enable. Group B has an
extra MON output. Excellent output signals to power and ground
ratio minimize power and ground noise and also improves output
performance.
Features
• Low output skew: <200ps
• Switching frequency up to 166 MHz
• Fast output rise/fall time: <1.0ns
• Low propagation delay: <2.5ns
• Low input capacitance: <6.0pF
• Balanced CMOS outputs
• Industrial Temperature: –40°C to +85°C
• 3.3V ±10% operation, 5V Input Tolerant
• Packaging (Pb-free & Green available):
– 20-pin 300-mil wide SOIC (S)
– 20-pin 150-mil wide QSOP (Q)
– 20-pin 209-mil wide SSOP (H)
– 20-pin 173-mil wide TSSOP (L)
Pin Description
Pin Name Deescription
OEXHi-Z State Output Enable Inputs (Active Low)
INXClock Inputs
OAN, OBNClock Outputs
MON Monitor Output
GND Ground
VCC Power
Truth Table(1)
Inputs Outputs
OEXINXOAXMON
LLLL
LHHH
HLZL
HHZH
Note:
1. H = High Voltage Level, L = Low Voltage Level,
Z = High Impedance
Pin Con fi g u ra tion
VCCB
VCC 120
OB0OA0 2 19
OB1OA1 3 18
GNDB
OA2 4 17 OB2
GNDA 5 16
OB3OA3 6 15
OB4OA4 7 14
MONGNDQ 8 13
OEBOEA 9 12
INBINA 10 11
OE
B
IN
A
OA
0Ð4
IN
B
OE
A
OB
0Ð4
MON
5
5
08-0298
2PS8492D 11/13/08
PI49FCT3805D/E
3.3V, 2 x 1:5 CMOS Clock Driver
Storage Temperature ................................................................. –65°C to +150°C
Ambient Temperature with Power Applied ................................ –40°C to +85°C
Input Voltage to GND Potential (Inputs & VCC Only) .................. –0.5V to 5.5V
Output Voltage to GND Potential (Outputs & I/O Only) ...–0.5V to +VCC +0.5V
VCC Input Voltage ........................................................................ –0.5V to +4.6V
Note:
Stresses greater than those listed under MAX I MUM
RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation of
the device at these or any other con di tions above those
indicated in the operational sec tions of this specifi cation
is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Notes:
1. For Max. or Min. conditions, use appropriate value specifi ed under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 3.3V, +25°C ambient and maximum loading.
3. VOH = VCC – 0.6V at rated current.
4. This parameter is determined by device characterization but is not production tested.
5. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
DC Electrical Characteristics (TA = –40°C to +85°C, VCC = 3.3V ± 0.3V)
Symbol Parameters Test Conditions(1) Min. Typ. Max. Units
VOH
Output High Voltage
VCC = Min.,
VIN = VIL or VIH
IOH = -0.1mA
IOH = -8mA
IOH = -12mA
VCC-0.2
2.4(3)
2.4(3)
-
3.0
3.0
V
VOL
Output Low Voltage
VCC = Min.,
VIN = VIL or VIH
IOH = 0.1mA
IOH = 8mA
IOH = 12mA
-
0.2
0.3
0.2
0.4
0.4
VIH Input High Voltage Low Logic 2.0 5.5
VIL Input Low Voltage High Logic -0.5 0.8
IIH Input High Current VCC = Max., VIN = 5.5V 1
μA
IIL Input Low Current VCC = Max., VIN = GND -1
IOZH
IOZL
High Impedance
output current
VCC = Max., all
outputs disabled
VOUT = VCC
VOUT = GND
1
-1
VIK Clamp Diode Voltage VCC = Min., IIN = -18mA -0.7 -1.2 V
IODH Output High Current(4, 5) VOUT = 1.5V, VIN = VIL or VIH, VCC = 3.3V -40 -74 -100
mAIODL Output Low Current(4, 5) VOUT = 1.5V, VIN = VIL or VIH, VCC = 3.3V 50 90 130
IOS Short Circuit Current(4, 5) VCC = Max., VOUT = GND -60 -100 -120
08-0298
3PS8492D 11/13/08
PI49FCT3805D/E
3.3V, 2 x 1:5 CMOS Clock Driver
Notes:
1. For Max. or Min. conditions, use appropriate value specifi ed under Electrical Characteristics for the applicable device.
2. Typical values are at VCC = 3.3V, +25°C ambient.
3. Per TTL driven input (VIN = VCC – 0.6V); all other inputs at VCC or GND.
Note:
1. This parameter is determined by device characterization but is not production tested.
Capacitance (TA = 25°C, f = 1 MHz)
Parameters(1) De scrip tion Test Conditions Typ Max. Units
CIN Input Capacitance VIN = 0V 3.0 4 pF
COUT Output Capacitance VOUT = 0V — 6
Power Supply Characteristics
Parameters Description Test Conditions(1) Min. Typ.
(2) Max. Units
ICC Quiescent Power
Supply Current VCC = Max. VIN = GND or VDD 0.1 30
μA
IDD Dynamic Supply
Current per Output
VCC = 3.6V,
CL = 15pF,
All Outputs Toggling
80 120
ICTotal Power Supply
Current
VCC = 3.6V,
CL = 15pF,
All Outputs Toggling,
fi = 133 MHz
VIN = VCC or GND 100 135
mA/
MHz
VIN = VCC -0.6V or GND 100 135
VCC = 3.6V,
CL = 15pF,
All Outputs Toggling,
fi = 166 MHz
VIN = VCC or GND 120 160
VIN = VCC -0.6V or GND 120 160
∆ICC Supply Current per
inputs @ TTL High VCC = Max. VIN = VCC -0.6V(3) 45 300 μA
08-0298
4PS8492D 11/13/08
PI49FCT3805D/E
3.3V, 2 x 1:5 CMOS Clock Driver
Switching Characteristics over Operating Range
Parameters De scrip tion Test Conditions(1) 3805D 3805E Units
Max. Max.
tPLH
tPHL Propagation Delay INN to ON
CL = 15pF,
133 MHz (3805D)
166 MHz (3805E)
3.0 2.5
tR/tFCLKn Rist/Fall Time 0.8V ~ 2.0V 1.5 1.0 ns
tSK(o)(3) Pulse Skew 270 270
pstSK(p)(3) Output Skew 270 200
tSK(t)(3) Package Skew 550 550
tZL, tZH,
tLZ, tHZ Enable/Disable Time 5.2 5.0 ns
FMAX Input Frequency 133 166 MHz
Switch Position
Test Switch
Disable LOW
Enable LOW 6V
Disable HIGH
Enable HIGH GND
All Other Inputs Open
Defi nitions:
1. CL = Load capacitance: includes jig and probe capacitance.
2. RT = Termination resistance: should be equal to ZOUT of the Pulse
Generator.
Tests Circuit
Note:
1. These parameters are guaranteed by design
2. Series Resistor loading = 33Ω (See Test Circuit)
Pulse
Generator
f = 125MHz
D.U.T.
50Ω
33Ω
C
L
15pF
V
CC
Enable/Disable Time Test Set-Up
Pulse
Generator D.U.T.
500Ω
33Ω
50Ω
500Ω
CL
15pF
VCC
S
6V
08-0298
5PS8492D 11/13/08
PI49FCT3805D/E
3.3V, 2 x 1:5 CMOS Clock Driver
Switching Waveforms
Output Skew – tSK(o)
Pulse Skew – tSK(p)
Package Skew – tSK(t)
Propagation Delay
Enable and Disable Times
Input
t
PLH
3V
1.5
V
0V
Output V
OH
1.5
V
V
OL
t
PHL
Input
tPLHx
3V
1.5V
0V
Ox VOH
1.5V
VOL
tPHLx
tSK(o)
Oy VOH
1.5V
VOL
tSK(o)
tPLHy tPHLy
tSK
(
o
)
=
|
tPLH
y
Ð tPLHx
|
or
|
tPHL
y
Ð tPHLx
|
tPZL
OE 1.5
V
0V
3V
1.5V
3.0V
0V
1.5V
tPLZ
VOL
3.0
V
0V
tPZH tPHZ
0.3V
0.3V
Output
Normally
Low
O
utput
Normally
High
Switch
Closed
Switch
Open
VOH
Enable Disable
tPZL
OE 1.5
V
0V
3V
1.5V
3.0V
0V
1.5V
tPLZ
VOL
3.0
V
0V
tPZH tPHZ
0.3V
0.3V
Output
Normally
Low
O
utput
Normally
High
Switch
Closed
Switch
Open
VOH
Enable Disable
Input
tPLH1
3V
1.5V
0V
Package 1
Output
VOH
1.5V
VOL
tPHL1
tSK(t)
Package 2
Output
VOH
1.5V
VOL
tSK(t)
tPLH2 tPHL2
tSK(t) = | tPLH2 Ð tPLH1 | or | tPHL2 Ð tPHL1 |
08-0298
6PS8492D 11/13/08
PI49FCT3805D/E
3.3V, 2 x 1:5 CMOS Clock Driver
Packaging Mechanical: 20-Pin 300-mil wide SOIC (S)
3%!4).'
0,!.%

"3#




888
888
$%./4%3#/.42/,,).'
$)-%.3)/.3).-),,)-%4%23



































X



 2%&
$%3#2)04)/.0IN-IL7IDE3/)#
0!#+!'%#/$%3
$/#5-%.4#/.42/,./
0$
2%6)3)/.$
$!4%
.OTES
#ONTROLLINGDIMENSIONSINMILLIMETERS
2EF*%$%#-3$!#
Pericom Semiconductor Corporation
3545 N. 1st Street, San Jose, CA 95134
1-800-435-2335 • www.pericom.com
08-0298
7PS8492D 11/13/08
PI49FCT3805D/E
3.3V, 2 x 1:5 CMOS Clock Driver
Packaging Mechanical: 20-Pin 150-mil wide QSOP (Q)
.337
.344
.053
.069
.004
.010
SEATING
PLANE
.025
BSC
.007
.010
.228
.244
.150
.157
1
20
X.XX
X.XX DENOTES DIMENSIONS
IN MILLIMETERS
0.635
8.56
8.74
1.35
1.75
5.79
6.19
0.101
0.254
.008
.012
0.203
0.305
3.81
3.99
0.178
0.254
.058
1.47
.015 x 45˚
0.38
REF
Detail A
Detail A
.008
0.20
MIN.
Guage Plane
.010
0.254
.041
1.04
REF
.016
.035
0.41
0.89
0˚-6˚
.008
.013
0.20
0.33
DESCRIPTION: 20-Pin, 150-Mil Wide, QSOP
PACKAGE CODE: Q
DOCUMENT CONTROL NO.
PD - 1202
REVISION: H
DATE: 10/22/07
Note:
1) Controlling dimensions in inches.
2) Ref: JEDEC MO-137B/AD
3) Dimensions do not include mold flash, protrusions or gate burrs
Pericom Semiconductor Corporation
3545 N. 1st Street, San Jose, CA 95134
1-800-435-2335 • www.pericom.com
08-0298
8PS8492D 11/13/08
PI49FCT3805D/E
3.3V, 2 x 1:5 CMOS Clock Driver
Packaging Mechanical: 20-Pin 209-mil wide SSOP (H)
08-0140
08-0298
9PS8492D 11/13/08
PI49FCT3805D/E
3.3V, 2 x 1:5 CMOS Clock Driver
Ordering Information
Ordering Code Package Code Package Description
PI49FCT3805DHE H Pb-free & Green, 20-pin 209-mil SSOP
PI49FCT3805DQ Q 20-pin 150-mil QSOP
PI49FCT3805DQE Q Pb-free & Green, 20-pin 150-mil QSOP
PI49FCT3805DSE S Pb-free & Green, 20-pin 300-mil SOIC
PI49FCT3805EH H 20-pin 209-mil SSOP
PI49FCT3805EH H 20-pin 209-mil SSOP
PI49FCT3805EQ Q 20-pin 150-mil QSOP
PI49FCT3805EQ Q 20-pin 150-mil QSOP
PI49FCT3805EL L 20-pin 173-mil TSSOP
PI49FCT3805EL L 20-pin 173-mil TSSOP
Notes:
1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
2. Number of Transistors = TBD
Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com
Packaging Mechanical: 20-Pin 173-mil wide TSSOP (L)
DESCRIPTION: 20-Pin, 173-Mil Wide, TSSOP
PACKAGE CODE: L
DOCUMENT CONTROL NO.
PD - 1311
REVISION: E
DATE: 03/09/05
Pericom Semiconductor Corporation
3545 N. 1st Street, San Jose, CA 95134
1-800-435-2335 • www.pericom.com
.252
.260
.047
1.20
.002
.006
SEATING
PLANE
.0256
BSC
.018
.030
.004
.008
.238
.269
1
20
.169
.177
0.05
0.15
6.1
6.7
0.45
0.75
0.09
0.20
4.3
4.5
6.4
6.6
0.65
0.19
0.30
.007
.012
Max
Note:
1. Package Outline Exclusive of Mold Flash and Metal Burr
2. Controlling dimentions in millimeters
3. Ref: JEDEC MO-153F/AC
08-0298