25LC010A - Microchip Technology

25AA010A/25LC010A

Device Selection Table

Features:

• 10 MHz max. clock frequency

• Low-power CMOS technology:

- Max. Write Current: 5 mA at 5.5V, 10 MHz

- Read Current: 5 mA at 5.5V, 10 MHz

- Standby Current: 5 μA at 5.5 V

• 128 x 8-bit organization

• Write Page mode (up to 16 bytes)

• Seque nti al Read

• Self-timed Erase and Writ e cycles (5 ms max.)

• Block Write protection:

- Protect none, 1/4, 1/2 or all of array

• Built -in W ri t e prote cti on:

- Power-on/off data protection circuitry

- Write enable latch

- Write-protect pin

• High reliability:

- Endurance: 1,000,000 Erase/Write cy cles

- Data retention: > 200 years

- ESD protection: > 4000V

• Temperature ranges supported:

• Pb-Free packages available

Pin Function Table

Description:

The Microchip Technology Inc. 25XX010A* is a 1 Kbit

Serial Electrically Erasable Programmable Read-Only

Memory (EEPROM). The memory is accessed via a

simple Serial Peripheral Interface™ (SPI) compatible

serial bus. The bus signals required are a clock input

(SCK) plus separate data in (SI) and data out (SO)

lines. Ac cess to the dev ice is contro lled th rough a Chi p

Select (CS) input.

Communication to the device can be paused via the

hold pin (HOLD). While the device is paused,

transitions on its inputs will be ignored, with the

exception of Chip Select, allowing the host to service

higher priority interrupts.

The 25XX010A is available in standard packages

including 8-lead PDIP and SOIC, and advanced

packages including 8-lead MSOP, 8-lead TSSOP and

rotated TSSOP, 8-lead 2x3 DFN, and 6-l e ad SOT-23.

Package Types (not to scale)

Part Number VCC Range Page Size Temp. Ranges Packages

25AA010A 1.8-5.5V 16 Bytes I P, MS, SN, ST, MC, OT

25LC010A 2.5-5.5V 16 Bytes I, E P, MS, SN, ST, MC, OT

- Industrial (I): -40°Cto +85°C

- Automotive (E): -40°Cto+125°C

Name Function

CS Chip Select Input

SO Serial Data Outpu t

WP Write-Protect

VSS Ground

SI Serial Dat a Inp ut

SCK Serial Cloc k Inpu t

HOLD Hold Input

VCC Supply Voltage

HOLD

SCK

(P, SN)

(OT)

PDIP/SOIC

X-Rotated TSSOP

HOLD

SCK

(X/ST)

HOLD

SCK

HOLD

SCK

(ST, MS)

TSSOP/MSOP

SOT-23

SCK

HOLD

SCK

(MC)

DFN

1K SPI Bus Serial EEPROM

*25XX01 0A is used in th i s do cum en t as a gen er ic part nu mb er for th e

25AA010A and the 25LC010A.

25AA010A/25LC010A

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings(†)

VCC.............................................................................................................................................................................6.5V

All inputs and outputs w.r.t. VSS ......................................................................................................... -0.6V to VCC +1.0V

Storage temperature .................................................................................................................................-65°C to 150°C

Ambient temperature under bias...............................................................................................................-40°C to 125°C

ESD protection on all pins..........................................................................................................................................4 kV

TABLE 1-1: DC CHARACTERISTICS

† NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the

device . This i s a stres s ratin g only and functio nal ope ration of the device at thos e or any other co nditio ns abov e those

indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an

extended period of time may affect device reliability.

DC CHARACTERISTICS Industrial (I): TA = -40°C to +85°C VCC = 1.8V to 5.5V

Automotive (E): TA = -40°C to +125°C VCC = 2.5V to 5.5V

Param.

No. Sym. Characteristic Min. Max. Units Test Conditions

D001 VIH1High-level Input

Voltage 0.7 VCC VCC+1 V

D002 VIL1Low-level Input

Voltage -0.3 0.3 VCC VVCC ≥ 2.7V (Note)

D003 VIL2-0.3 0.2 VCC VVCC < 2.7V (Note)

D004 VOL Low-level Output

Voltage —0.4VIOL = 2.1 mA

D005 VOL —0.2VIOL = 1 .0 mA, VCC < 2.5V

D006 VOH High-level Output

Voltage VCC -0.5 — V IOH = -400 μA

D007 ILI Input Leakage

Current —±1μACS = VCC, VIN = VSS TO VCC

D008 ILO Output Lea ka ge

Current —±1μACS = VCC, VOUT = VSS TO VCC

D009 CINT Intern al Cap acit anc e

(all inputs and

outputs)

—7pFTA = 25°C, CLK = 1.0 MHz,

VCC = 5.0V (Note)

D010 ICC Read

Operati ng Curren t

—

2.5

VCC = 5.5V; FCLK = 10.0 MHz;

SO = Open

VCC = 2.5V; FCLK = 5.0 MHz;

SO = Open

D011 ICC Write —

—5

3mA

mA VCC = 5.5V

VCC = 2.5V

D012 ICCS Standby Current —

—

μA

CS = VCC = 5.5V, Inputs tied to VCC or

VSS, TA = +125°C

CS = VCC = 2.5V, Inputs tied to VCC or

VSS, TA = +85°C

Note: This parameter is periodically sampled and not 100% tested.

25AA010A/25LC010A

TABLE 1-2: AC CHARACTERISTICS

AC CHARACTERISTICS Industrial (I): TA = -40°C to +85°C VCC = 1.8V to 5.5V

Automotive (E): TA = -40°C to +125°C VCC = 2.5V to 5.5V

Param.

No. Sym. Characteristic Min. Max. Units Test Conditions

CLK Clock Frequency —

—

MHz

4.5V ≤ VCC < 5.5V

2.5V ≤ VCC < 4.5V

1.8V ≤ VCC < 2.5V

CSS CS Setup Time 50

100

150

—

4.5V ≤ VCC < 5.5V

2.5V ≤ VCC < 4.5V

1.8V ≤ VCC < 2.5V

CSH CS Hold Time 100

200

250

—

4.5V ≤ VCC < 5.5V

2.5V ≤ VCC < 4.5V

1.8V ≤ VCC < 2.5V

CSD CS Disable Time 50 — ns —

5 Tsu Data Setup Time 10

—

4.5V ≤ VCC < 5.5V

2.5V ≤ VCC < 4.5V

1.8V ≤ VCC < 2.5V

HD Data Hold Time 20

—

4.5V ≤ VCC < 5.5V

2.5V ≤ VCC < 4.5V

1.8V ≤ VCC < 2.5V

RCLK Rise Time — 2 μs(Note 1)

FCLK Fall Time — 2 μs(Note 1)

HI Clock Hig h Time 0.05

0.1

0.15

1000

μs

4.5V ≤ VCC < 5.5V

2.5V ≤ VCC < 4.5V

1.8V ≤ VCC < 2.5V

10 TLO Clock Low Time 0.05

0.1

0.15

1000

μs

4.5V ≤ VCC < 5.5V

2.5V ≤ VCC < 4.5V

1.8V ≤ VCC < 2.5V

11 TCLD Clock Delay Time 50 — n s —

12 TCLE Clock Enable Time 50 — ns —

13 TVOutput Valid from Clock

Low —

—

100

160

4.5V ≤ VCC < 5.5V

2.5V ≤ VCC < 4.5V

1.8V ≤ VCC < 2.5V

14 THO Output Hold Time 0 — ns (Note 1)

15 TDIS Output Disable Time —

—

160

4.5V ≤ VCC < 5.5V (Note 1)

2.5V ≤ VCC < 4.5V (Note 1)

1.8V ≤ VCC < 2.5V (Note 1)

16 THS HOLD Setup Time 20

—

4.5V ≤ VCC < 5.5V

2.5V ≤ VCC < 4.5V

1.8V ≤ VCC < 2.5V

Note 1: This parameter is periodically sampled and not 100% tested.

2: This parameter is not tested but ensured by characterization. For endurance estimates in a specific

application, please consult the Total Endurance™ Model which can be obtained from our web site:

www.microchip.com.

3: TWC begins on the rising edge of CS after a valid write sequence and ends when the internal write cycle

is complete.

25AA010A/25LC010A

TABLE 1-3: AC TEST CONDITIONS

17 THH HOLD Hold Time 20

—

4.5V ≤ VCC < 5.5V

2.5V ≤ VCC < 4.5V

1.8V ≤ VCC < 2.5V

18 THZ HOLD Low to Output

High-Z 30

160

—

4.5V ≤ VCC < 5.5V (Note 1)

2.5V ≤ VCC < 4.5V (Note 1)

1.8V ≤ VCC < 2.5V (Note 1)

19 THV HOLD High to Output

Valid 30

160

—

4.5V ≤ VCC < 5.5V

2.5V ≤ VCC < 4.5V

1.8V ≤ VCC < 2.5V

20 TWC Internal Write Cycle Time

(byte or page ) —5ms(NOTE 3)

21 — Endurance 1M — E/W

Cycles (NOTE 2)

TABLE 1-2: AC CHARACTERISTICS (CONTINUED)

AC CHARACTERISTICS Industrial (I): TA = -40°C to +85°C VCC = 1.8V to 5.5V

Automotive (E): TA = -40°C to +125°C VCC = 2.5V to 5.5V

Param.

No. Sym. Characteristic Min. Max. Units Test Conditions

Note 1: This parameter is periodically sampled and not 100% tested.

2: This parameter is not tested but ensured by characterization. For endurance estimates in a specific

application, please consult the Total Endurance™ Model which can be obtained from our web site:

www.microchip.com.

3: TWC begins on the rising edge of CS after a valid write sequence and ends when the internal write cycle

is complete.

AC Waveform:

VLO = 0.2V —

VHI = VCC - 0.2V (Note 1)

VHI = 4.0V (Note 2)

CL = 100 pF —

Timing Measurement Refere nce Lev el

Input 0.5 VCC

Output 0.5 VCC

Note 1: For VCC ≤ 4.0V

2: For VCC > 4.0V

25AA010A/25LC010A

FIGURE 1-1: HOLD TIMING

FIGURE 1-2: SERIAL INPUT TIMING

FIGURE 1-3: SERIAL OUTPUT TIMING

SCK

HOLD

16 16 17

don’t care 5

high-impedance

n + 2 n + 1 n n - 1

n + 2 n + 1 n nn - 1

SCK

711

LSB in

MSB in

high-impedance

Mode 1,1

Mode 0,0

SCK

MSB out ISB out

don’t care

Mode 1,1

Mode 0,0

25AA010A/25LC010A

2.0 FUNCTIONAL DESCRIPTION

2.1 Principles of Operation

The 25XX010A is a 128 byte Serial EEPROM designed

to interface directly with the Serial Peripheral Interface

(SPI) port of many of today’s popular microcontroller

familie s, inclu ding Mic rochip’ s PICmic ro® microcontrol-

lers. It may also interface with microcontrollers that do

not have a built-in SPI port by using discrete I/O lines

programmed properly in firmware to match the SPI

protocol.

The 25XX010A contains an 8-bit instruction register.

The d evic e is acce sse d via the SI pin, w ith data bei ng

clocked in on the ris ing edg e of SC K. Th e CS pin mus t

be low and the HOLD pin must be high for the entire

operation.

Table 2-1 contains a list of the possible instruction

bytes and format for device operation. All instructions,

addresses, and da ta are transferred MSb first, LSb last.

Data (SI) is sampled on the first rising edge of SCK

after CS goes low. If the clock line is shared with other

peripheral devices on t he SPI bus, the user can assert

the HOLD input and place the 25XX010A in ‘HOLD’

mode. After releasing the HOLD pin, operation will

resume from the point when the HOLD was asserted.

2.2 Read Sequence

The device is selected by pulling CS low. The 8-bit

READ instruction is transmitted to the 25XX010A

followed by an 8-bit address. See Figure 2-1 for more

details.

After the correct READ instructio n and address are sent,

the data stored in the memory at the selected address

is shi fted ou t on the SO pi n. Dat a sto red in the memo ry

at the next address can be read sequentially by

continuing to provide clock pulses to the slave. The

internal Address Pointer automatically increments to

the next higher address after each byte of data is

shifted out. When the highest address is reached

(7Fh), the address counter rolls over to address 00h

allow ing the read cy cle to be cont inued indefin itely . Th e

read operation is terminated by raising the CS pin

(Figure 2-1).

2.3 Write Sequence

Prior to any atte mpt to write data to the 25XX010A, the

write enable latch must be set by issuing the WREN

instruction (Figure 2-4). This is done by setting CS low

and then clocking out the proper instruction into the

25XX010A. After all eight bits of the instruction are

transmitted, CS must be driven high to set the write

enable latch. If the write operation is initiated immedi-

ately a fter t he WREN instruction wi tho ut CS d riv en high,

data will not be written to the array since the write

enable latc h wa s not prop erl y set.

After setting the write enable latch, the user may

proce ed by driving C S low, issuing a WRITE instruction,

follow ed by th e re ma in der of the address, an d then th e

dat a to be writ ten. Up to 16 bytes of data can be s ent to

the device before a write cycle is necessary. The only

restriction is that all of the bytes must reside in the

same page. Additionally, a page address begins with

XXXX 0000 and ends with XXXX 1111. If the internal

address counter reaches XXXX 1111 and clock signals

continue to be appli ed to the chip , t he ad dres s co unt er

will roll back to the first address of the page and over-

write any data that previously existed in those

locations.

For the data to be actually written to the array, the CS

must be brought high after the Least Sig nificant bit (D0)

of t he nth dat a byte has been clocked in . If CS is driven

high at any other time, the write operation will not be

comple ted. Refer to Figure 2-2 and Figure 2-3 for mo re

detailed illustrations on the byte write sequence and

the page write sequence, respectively. While the write

is in progress, the STATUS register may be read to

check the status of the WIP, WEL, BP1 and BP0 bits

(Figure 2-6). Attempting to read a memory array

locatio n will not b e possible during a writ e cycle. Pol ling

the WIP bit in the STATUS register is recommended in

order to dete rmi ne if a write cycl e is in pro gre ss . Whe n

the write cycle is completed, the write enable latch is

reset.

Note: Page write opera tions are l imited to wri ting

bytes within a single physical page,

regardless of the number of bytes

actually being written. Physical page

boundaries start at addresses that are

integer multiples of the p age buffer size (or

‘pag e size’) an d, end at addresses tha t are

integer multiples of page size – 1. If a

Page Write command attempts to write

across a physical page boundary, the

result is that the data wraps around to the

beginning of the current page (overwriting

data previously stored there), instead of

being w ritte n to th e nex t page as mi ght be

expected. It is therefore necessary for the

application software to prevent page write

operations that would attempt to cross a

page boundary.

25AA010A/25LC010A

BLOCK DIAGRAM

FIGURE 2-1: REA D SEQUENCE

SCK

HOLD

STATUS

I/O Control Memory

Control

Logic

Dec

HV Genera to r

EEPROM

Array

Page Latches

Y Decoder

Sense Amp.

R/W Control

Logic

VCC

VSS

TABLE 2-1: INSTRUCTION SET

Instruction Name Instruction Format Description

READ 0000 x011 Read data from memory array beginning at selected address

WRITE 0000 x010 Write data to memory array beginning at selected address

WRDI 0000 x100 Reset the write enable latch (disable write operations)

WREN 0000 x110 Set the write enable latch (enable write operations)

RDSR 0000 x101 Read STATUS register

WRSR 0000 x001 Write S TATUS regi ster

x = don’t care

SCK

0 2345678910111

01000001 XA6A5A4A1A0

76543210

data out

high-impedance

A3A2

Address byte

12 13 14 15 16 17 18 19 20 21 22 23

Instruction

25AA010A/25LC010A

FIGURE 2-2: BYTE WRITE SEQUENCE

X = don’t care

FIGURE 2-3: PA GE WRITE SEQUENCE

X = don’t care

0 2345678910111

00000001 XA6A5A4A1

A3A2

Address byte

12 13 14 15 16 17 18 19 20 21 22 23

Instruction data byte

A06

7543210

high-impedance

Twc

SCK

91011

00000001 76543210

data byte 1

SCK 0 23456718

33 34 35 38 39

76543210

data byte n (16 max)

SCK 24 26 27 28 29 30 3125 32

76543210

data byte 3

76543210

data byte 2

36 37

Instruction Address byte

XA6A5A4A3A1A0

12 13 14 15 16 17 18 19 20 21 22 23

25AA010A/25LC010A

2.4 Wr it e Enable (WREN) and Write

Disable (WRDI)

The 25XX010A contains a write enable latch. See

Table 2-4 for the Write-Protect Functionality Matrix.

This latch must be set before any write operation will be

completed internally. The WREN instruction will set the

latch, and the WRDI will reset the latch.

The following is a list of conditions under which the

write enab le latc h wi ll be reset:

• Power-up

•WRDI instruction successfully executed

•WRSR instruction successfully executed

•WRITE instruction successfully executed

•WP

pin i s brou ght low

FIGURE 2-4: WRITE ENABLE SEQUENCE (WREN)

FIGURE 2-5: WRITE DISABLE SEQUENCE (WRDI)

SCK

0 2345671

high-impedance

010000 01

SCK

0 2345671

high-impedance

010000 0

25AA010A/25LC010A

2.5 Read Status Register Instr uction

(RDSR)

The Read Status Register instruction (RDSR) provi des

acce ss to t he S TATUS reg ist er. See F igur e 2-6 f or t he

RDSR timing sequence. The STATUS register may be

read at any time, even during a write cycle. The STA-

TUS register is formatted as follows:

TABLE 2-2: STATUS REGISTER

The Write-In-Process (WIP) bit indicates whether the

25XX 010A is bu sy wit h a w rit e ope rat ion. W hen set to

a ‘1’, a write is in progress, when set to a ‘0’, no wr ite

is in progress. This bit is read-only.

The W rite Enab le Latch (WEL) bit indic ates the st atu s

of th e wri te e nable lat ch an d is r ead- onl y. When set to

a ‘1’, the latch allows writes to the array, when set to a

‘0’, the latch prohibits writes to the array. The state of

this bit can always be updated via the WREN or WRDI

commands regardless of the state of write protection

on the STATUS register. These commands are shown

in Figure 2-4 and Figure 2-5.

The Block Protection (BP0 and BP1) bits indicate

which blocks are currently write-protected. These bits

are set by the user issuing the WRSR instruction, which

is shown in Figure 2-7. These bits are nonvolatile and

are described in more detail in Table 2-3.

FIGURE 2-6: RE A D STATUS REGISTER TIMING SEQUENCE (RDSR)

7 654 3 2 1 0

– –––W/RW/R R R

X XXXBP1 BP0 WEL WIP

W/R = writable/readable. R = read-only.

9101112131415

11000000

7654 210

instruction

data from STATUS register

high-impedance

SCK

0 23456718

25AA010A/25LC010A

2.6 Write Status Register Instruction

(WRSR)

The W rite S t atus Register inst ruction (WRSR) allows the

user to write to the nonvolatile bits in the STATUS reg-

ister as shown in Table 2-2. See Figure 2-7 for the

WRSR timing s equence. Fo ur levels of protection fo r the

array are selec tab le by wr itin g to the appropr iate bi ts i n

the STATUS register. The user has the ability to write-

prote ct none, one , two or all four of the se gments of the

array as shown in Table 2-3.

TABLE 2-3: ARRAY PROTECTION

FIGURE 2-7: WRITE STATUS REGISTER TIMING SEQUENCE (WRSR)

BP1 BP0 Array Addresses

Write-Protected

00 none

01 upper 1/4

(60h-7Fh)

10 upper 1/2

(40h-7Fh)

11 all

(00h-7Fh)

9101112131415

01000000

7654 210

instruction data to STATUS register

high-impedance

SCK

0 23456718

Note: An internal write cycle (TWC) is initiated on the rising edge of CS after a valid write STATUS register

sequence.

25AA010A/25LC010A

2.7 Data Protect ion

The following protection has been implemented to

prevent inadvertent writes t o the a rray:

• The write enable latch is reset on power-up

• A write enable instruction must be issued to set

the write enable latch

• After a byte write, page write or STATUS register

write, the write enable latch is reset

•CS

must be set high after the proper number of

clock cycles to start an internal write cycle

• Access to the array during an in ternal wri te cycle

is ignored and programming is continued

2.8 Power-On State

The 25XX010A powers on i n the f ollow ing state:

• The device is in low-power Standby mode

(CS=1)

• The write enable latch is reset

• SO is in high-impedance state

• A high-to-low-level transition on CS is required to

enter activ e st ate

TABLE 2-4: WRITE-PROTECT FUNCTIONALITY MATRIX

(pin 3) WEL

(SR bit 1) Protected Blocks Unprotected Blocks Status Register

0 (low) xProtected Protected Protected

1 (high) 0Protected Protected Protected

1 (high) 1Protected Writable Writable

x = don’t care

25AA010A/25LC010A

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

3.1 Chip Select (CS)

A low level on this pin selects the device. A high level

deselects the device and forces it into Standby mode.

However, a programming cycle which is already

initiated or in progre ss w il l be co mpl ete d, re gard le ss of

the CS input signal. If CS is brought high during a

progra m cycle, t he device wil l go into Standb y mode as

soon as the programming cycle is complete. When the

device is deselected, SO goes to the high-impedance

state, allowing multiple parts to share the same SPI

bus. A low-to-high transition on CS after a valid write

sequence initiates an internal write cycle. After power-

up, a low lev el on CS is required pr ior to an y sequ enc e

being initiated.

3.2 Serial Output (SO)

The SO pin is used to transfer data out of the

25XX010A. During a read cycle, data is shifted out on

this pin after the falling edge of the serial clock.

3.3 Write-Pr otect (WP)

The WP pin is a hardware write-protect input pin.

When it is low, all writ es to the a rra y or STATUS reg-

ister are disabled, but any other operations function

normally. When WP is high, all functions, including

nonvolatile writes operate normally . At any time, when

WP is low, the write enable reset latch will be reset

and programmi n g wi ll be inhi bi te d. How ev e r, if a wri t e

cycle is already in progress, WP going low will not

change or disable the write cycle. See Table 2-4 for

the Write- Prot ect Fu nct ional it y Matr i x.

3.4 Serial Input (SI)

The SI pin is used to transfer data into the device. It

receives instructions, addresses and data. Data is

latched on the rising edge of the serial clock.

3.5 Serial Clock (SCK)

The SCK is used to synchronize the communication

between a master and the 25XX010A. Instructions,

address es or data pres en t on th e SI pin are la tc hed on

the risin g e dge of the c lo ck in put, w hil e d at a on th e SO

pin is updated after the falling edge of the clock input.

3.6 Hold (HOLD)

The HOLD pin is used to suspend transmission to the

25XX010A while in the middle of a serial sequence

withou t having to retransmit the entire se quence ag ain.

It must be held high any t ime thi s fun cti on is not bei ng

used. Once the device is selected and a serial

sequence is underway, the HOLD pin may be pulled

low to pause further serial communication without

resetting the serial sequence. The HOLD pin must be

brought low while SCK is low, otherwise the HOLD

function will not be invoked until the next SCK high-to-

low transition. The 25XX010A must remain selected

during this sequence. The SI, SCK and SO pins are in

a high-impedance state during the time the device is

paus ed and tran sitions on these p ins will be ignored. To

resume serial communication, HOLD must be brought

high while the SCK pin is low, otherwise serial

communication will not resume. Lowering the HOLD

line at any time will tri-state the SO line.

Name

PDIP, SOIC,

MSOP,

TSSOP,

DFN

Rotated

TSSOP SOT-

23 Function

CS 1 3 5 Chip Select Input

SO 2 4 4 Serial Data Output

WP 3 5 — Write-Protect Pin

VSS 4 6 2 Ground

SI 5 7 3 Serial Data Input

SCK 6 8 1 Serial Clock Input

HOLD 7 1 — Hold Input

VCC 8 2 6 Supply Voltage

25AA010A/25LC010A

4.0 PACKAGING INFORMATION

4.1 Package Marking Information

T/XXXNNN

XXXXXXXX

YYWW

8-Lead PDIP

8-Lead SOIC

XXXXYYWW

XXXXXXXT

NNN

XXXX

TYWW

8-Lead TSSOP

NNN

I/P 1L7

25AA010A

0627

Example:

SN 0627

25AA01AI

1L7

5A1A

I627

Example:

1st Line Marking Codes

25AA010A 5A1A

8-Lead MSOP (150 mil) Example:

XXXXXT

YWWNNN 5L1AI

6271L7

25LC010A A1AX

5L1A L1AX

Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)

YY Year code (last 2 digits of calendar year)

WW Week code (week of January 1 is week ‘01’)

NNN Alphanumeric traceability code

Pb-free JEDEC designator for Matte Tin (Sn)

*This package is Pb-free. The Pb-free JEDEC designator ( )

can be found on the outer packaging for this package.

Note: In the event the full Mi croch ip p art numb er canno t be mark ed on one l ine, it w ill

be carried over to the next line, thus limiting the number of available

characters for customer-specific information.

Part Number TSSOP

Standard Rotated MSOP SOT-23 DFN

5A1AT

5L1AT 12NN

15NN 16NN 401

404 405

——

I Temp.E Temp.I Temp. E Temp.

Note: T = Temperature grade (I, E) NN = Alphanumeric traceability code

25AA010A/25LC010A

Package Marking Information (continued)

6-Lead SOT-23

XXNN

Example:

12L7

XXX

8-Lead 2X3 DFN

YWW

Example:

401

627

25AA010A/25LC010A

8-Lead Plastic Dual In-line (P) – 300 mil (PDIP)

Units INCHES*MILLIMETERS

Dimen sion Li mits MIN NOM MAX MIN NOM MAX

Number of Pin s n88

Pitch p.100 2.54

Top to Seating Plane A .140 .155 .170 3.56 3.94 4.32

Molded Package Thickness A2 .115 .130 .145 2.92 3.30 3.68

Base to Seating Plane A1 .015 0.38

Shoulder to S houlder Width E .300 .313 .325 7.6 2 7.94 8.26

Molded Package Width E1 .240 .250 .260 6.10 6.35 6.60

Overall Len gth D .360 .373 .385 9.1 4 9.46 9.78

Tip to Seating Plane L .125 .130 .135 3.18 3.30 3.43

Lead Thi ckne ss c.008 .012 .015 0.20 0.29 0.38

Upper Lead Width B1 .045 .058 .070 1.14 1.46 1.78

Lower Lead Width B .014 .018 .022 0.36 0.46 0.56

Overall Row Spacing §eB .310 .370 .430 7.87 9.40 10.92

Mold Draft Angle Top α5 10 15 5 10 15

Mold Draft Angle Bottom β5 10 15 5 10 15

* Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010” (0.254mm) per side.

JEDEC Equivalent: MS-001

Drawing No. C04-018

§ Significant Characteristic

25AA010A/25LC010A

8-Lead Plastic Small Outline (SN) – Narrow, 150 mil (SOIC)

Foot A ngle φ048048

1512015120

Mold Draft Angle Bottom 1512015120

Mold Draft Angle Top 0.510.420.33.020.017.013BLead Width 0.250.230.20.010.009.008

Lead Thickness

0.760.620.48.030.025.019LFoot Length 0.510.380.25.020.015.010hChamfer Distance 5.004.904.80.197.193.189DOverall Length 3.993.913.71.157.154.146E1Molded Pa ckag e Width 6.206.025.79.244.237.228EOverall Width 0.250.180.10.010.007.004

Standoff §1.551.421.32.061.056.052A2Molded Packag e Thickness 1.751.551.35.069.061.053AOverall Height 1.27

.050

Pitch 88

Numb er of Pin s MAXNOMMINMAXNOMMINDimension Limits MILLIMETERSINCHES*Units

45°

* Controlling Parameter

Notes:

Dimens ions D and E1 do not include mold flash or protrusi ons. Mold flash or protrusions shall not exceed .010” (0.254mm) per side.

JEDEC Equivalent: MS-012

Drawing No. C04-057

§ Significant Characteristic

25AA010A/25LC010A

8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm (TSSOP)

βφ

10°5°0°10°5°0°

Mold Draft A n g le Bo tto m 10°5°0°10°5°0°

Mold Draft Angle Top 0.300.250.19.012.010.007BLead Width 0.200.150.09.008.006.004

Lead Thickness

0.700.600.50.028.024.020LFoot Length 3.103.002.90.122.118.114DMolded Package Length 4.504.404.30.177.173.169E1Molded Package Width 6.506.386.25.256.251.246EOverall Width 0.150.100.05.006.004.002A1Standoff 0.950.900.85.037.035.033A2Molded Package Thickness 1.101.051.00.043.041.039AOverall Height 0.65.026

Pitch 88

Number of Pins MAXNOMMINMAXNOMMINDimension Limits MILLIMETERS

INCHESUnits

Foot Angle

0° 4° 8° 0° 4° 8°

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.

Notes:

JEDEC Equivalent: MO-153 Revised 07-21-05

Controlling Parameter

Drawing No. C04-086

25AA010A/25LC010A

8-Lead Plastic Micro Small Outline Package (MS) (MSOP)

Bn1

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

.037 REFFFootprint (Reference)

Notes:

Revised 07-21-05

Controlling Parameter

Mold Draft Angle Top

Mold Draft Angle Bottom

Foot Angle

Lead Width

Lead Thickness

.003

.009 .006

.012

Dimension Limits

Overall Height

Molded Package Thickness

Molded Package Width

Overall Length

Foot Length

Standoff

Overall Width

Number of Pins

Pitch A

.016 .024

.118 BSC

.000

.030

.193 BSC

.033

MIN

Units

.026 BSC

NOM 8

INCHES

0.95 REF

.009

.016 0.08

0.22

0° 0.23

0.40

8°

MILLIMETERS

0.65 BSC

0.85

3.00 BSC

0.60

4.90 BSC

.043

.031

.037

.006

0.40

0.00

0.75

MIN

MAX NOM

1.10

0.80

0.15

0.95

MAX

15°5° - 15°5° -

JEDEC Equivalent: MO-187

0° - 8°

5°

5° -

-15°

15°

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

See ASME Y14.5M

Drawing No. C04-111

25AA010A/25LC010A

8-Lead Plasti c Dual-Flat, No-Lead Package (MC) 2x3x0.9 mm Body (DFN) – Saw Singulated

A3 A1 A

TOP VIEW

EXPOSED

PAD

METAL

BOTT OM VI EW

2 1

(

NOTE 3

)

EXPOSED

TIE BAR

PIN 1

(

NOTE 1

)

ID INDEX

AREA

(

NOTE 2

)

CONFIGURATION

CONTACT

ALTERNATE

DETAIL

Package may have one or more exposed tie bars at ends.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

JEDEC Equivalent MO-229 VCED-2

See ASME Y14.5M

MILLIMETERS

0.50 BSC

2.00 BSC

0.20 REF.

3.00 BSC

Pin 1 visual index feature may vary, but must be located within the hatched area.

.039.035

.031 0.80AOverall Height

Exposed pad may vary according to die attach paddle size.

Controlling Parameter

Contact Length §

Notes:

Contact Width

Standoff

Overall Width

Overall Length

Contact Thickness

Exposed Pad Width

Exposed Pad Length

.010.008

b .012 0.20

.001

.008 REF.

.079 BSC

–

.118 BSC

.051

.059

.000

.069

.075 1.30

1.50

.002 0.00

Dimension Limits

Pitch

Number of Pins

INCHES

.020 BSC

MIN

NOM

Units

8MAX MIN

1.00

0.90

0.25 0.30

–

–1.75

1.90

0.02 0.05

NOM MAX

Contact-to-Exposed Pad

.012

K.016 0.40.020 0.30 0.50

Not within JEDEC parameters

Significant Characteristic

.008 – – 0.20 ––

DWG No. C04-123

Revised 09-12-05

25AA010A/25LC010A

6-Lead Plastic Small Outline Transistor (CH or OT) (SOT-23)

10501050

Mold Draft Angle Bo tto m 10501050

Mold Draft Angle Top 0.500.430.35.020.017.014BLead Width 0.200.150.09.008.006.004

Lead Thickness 10501050

Foot Angle 0.550.450.35.022.018.014LFoot Length 3.102.952.80.122.116.110DOverall Length 1.751.631.50.069.064.059E1Molded Package Width 3.002.802.60.118.110.102EOverall Width 0.150.080.00.006.003.000A1Standoff 1.301.100.90.051.043.035A2Molded Package Thickness 1.451.180.90.057.046.035AOverall Heig ht 1.90 BSC.075 BSC

Outside lead pitch 0.95 BSC.038 BSC

Pitch 66

Number of Pins MAXNOMMINMAXNOMMINDimension Limits MILLIMETERSINCHES

Units

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.

Notes:

JEITA (formerly EIAJ) equivalent: SC-74A

Controlling Parameter

Drawing No. C04-120

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

See ASME Y14.5M

Revised 09-12-05

25AA010A/25LC010A

APPENDIX A: REVISION HISTORY

Revision B

Corrections to Section 1.0, Electrical Characteristics.

Revision C

Added Pack ages SOT-23, DFN and X-rotate d TSSOP;

Revised AC Char., Params. 9, 10; Revised Package

Legend.

25AA010A/25LC010A

THE MICROCHIP WEB SITE

Microc hip pro vides onl ine s upport v ia our W WW site at

www.microchi p.com . Thi s w eb si te i s us ed as a means

to make files and information easily available to

customers. Accessible by using your favorite Internet

browser, the web site contains the following

information:

•Product Support – Data sheets and errata,

application notes and sample programs, design

resources, user’s guides and hardware support

docume nts , latest softw are releas es and archived

software

•General Technical Support – Frequently Asked

Questions (FAQ), technical support requests,

online dis cu ss io n gr oups, Mi cro chi p con sul t an t

program member listing

•Business of Microchip – Product selector and

ordering guides, latest Microchip press releases,

listing o f seminars and ev ents, l i stings of

Microchip sales offices, distributors and factory

representatives

CUSTOMER CHANGE NOTIFICATION

SERVICE

Microchip’s customer notification service helps keep

customers current on Microchip products. Subscribers

will receive e-mail notification whenever there are

changes, updates, revisions or errata related to a

specif ied produ ct family or develo pment tool of interes t.

To register, access the Microchip web site at

www.microchip.com, click on Customer Change

Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance

through several channels:

• Distributor or Representative

• Local S ales Office

• Field Application Engineer (FAE)

• Technical Support

• Development Systems Information Line

Customers should contact their distributor,

representative or field application engineer (FAE) for

support. Local sales offices are also available to help

customers. A listing of sales offices and locations is

included in the back of this document.

Technical suppo rt is a vailable through the web site

at: http://support.microchip.com

25AA010A/25LC010A

READER RESPONSE

It is ou r intention to pro vi de you wit h th e b es t docume ntation poss ib le to ens ure suc c es sfu l u se of y ou r Mic r oc hip pro d-

uct. If you wi sh to prov ide you r comment s on org anizatio n, clar ity, subject matter, and w ays in wh ich our d ocument ation

can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To: Technical Publications Manager

RE: Reader Response Total Pages Sent ________

From: Name

Company

Address

City / State / ZIP / Country

Telephone: (_______) _________ - _________

Application (optional):

Would you like a reply? Y N

Device: Literature Number:

Questions:

FAX: (______) _________ - _________

DS21832C25AA010A/25LC010A

1. What are the best features of this document?

2. How does this document meet your hardware and software development needs?

3. Do you find the organization of this document easy to follow? If not, why?

4. What additions to the document do you think would enhance the structure and subject?

5. What deletions from the document could be made without affecting the overall usefulness?

6. Is there any incorrect or misleading information (what and where)?

7. How would you improve this document?

25AA010A/25LC010A

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Sales and Support

PART NO. X/XX

PackageTape & Reel

Device

Device: 25AA010A

25LC010A

1k-Bit, 1.8 V, 16 Byte Page, SPI Serial EEPROM

1k-Bit, 2.5 V, 16 Byte Page, SPI Seria l EEPROM

Tape & Reel: Blank =

Standard packaging

Tape & Reel

Temperature

Range: I=

-40°C to+85°C

-40°C to+125°C

Package: MS =

SN =

ST =

MC =

OT =

Plastic MSOP (Micro Small Outline), 8-lead

Plastic DIP (300 mil body), 8-lead

Plastic SOIC (150 mil body), 8-lead

TSSOP, 8-lead

2x3 DFN, 8-lead

SOT-23, 6-lead (Tape and Reel only)

Examples:

a) 25AA010A-I/MS = 1k-bit, 16-byte page, 1.8V

Serial EEPROM, Industrial temp., MSOP

package

b) 25AA010AT-I/SN = 1k-bit, 16-byte page, 1.8V

Serial EEPROM, Industrial temp., T ape & Reel,

SOIC package

c) 25LC010AT-I/SN = 1k-bit, 16-byte page, 2.5V

Serial EEPROM, Industrial temp., Tape & Reel,

SOIC package

d) 25LC010AT-I/ST = 1k-bit, 16-byte page, 2.5V

Serial EEPROM, Industrial temp., Tape & Reel,

TSSOP package

e) 25LC01 0AT-E/SN = 1k-b it, 16-b yte page, 2. 5V

serial EEPROM, Extended temp., Tape & Reel,

SOIC Package

–X

Temperature

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and

recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office

2. T he Microchip Corporate Literature Center U.S. FAX: (480) 792-7277

3. The Microchip Worldwide Site (www.micr ochip.com)

Please specify which device, revision of silicon and Dat a Sheet (include Literature #) you are using.

New Customer Notification System

25AA010A/25LC010A

NOTES:

Information contained in this publication regarding device

applications and the like is provided only for your convenience

and may be superseded by updates. It is your responsibility to

ensure that your application meets with your specifications.

MICROCHIP MAKES NO REPRESENTATIONS OR WAR-

RANTIES OF ANY KIN D WHETHER EXPRESS OR IMPLIED ,

WRITTEN OR ORAL, STATUTORY OR OTHERWISE,

RELATED TO THE INFORMATION, INCLUDING BUT NOT

LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE,

MERCHANTABILITY OR FITNESS FOR PURPOSE.

Microchip disclaims all liability arising from this information and

its use. U se of Microchip devic es in life s upport and/or safety

applications is entirely at the buyer’s risk, and the buyer agrees

to de fend, in demnify an d hold har mless Micr ochip fro m any and

all damages, claims, suits, or expenses resulting from such

use. No licenses are conveyed, implicitly or otherwise, under

any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron,

dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICST ART,

PRO MATE, PowerSmart, rfPIC, and SmartShunt are

registered trademarks of Microchip Technology Incorporated

in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, M XDEV, MXLAB,

SEEV AL, SmartSensor and The Embedded Control Solutions

Company are registered trademarks of Microchip Technology

Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM,

dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR,

FanSense, FlexROM, fuzzyLAB, In-Circuit Serial

Programming, ICSP, ICEPIC, Linear Active Thermistor,

MPASM, MPLIB, MPLINK, MPSIM, PICk it, PI CDE M,

PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo,

PowerMate, Powe rTool, Real ICE, rfLAB, rfPICDEM, Sele ct

Mode, Smart Serial, SmartTel, Total Endurance, UNI/O,

WiperLock and Zena are trademarks of Microchip Technology

Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated

in the U.S.A.

All other trademarks mentioned herein are property of their

respective companies.

Printed on recycled paper.

Note the following details of the code protection feature on Microchip devices:

• Microchip products meet the specification contained in their particular Microchip Data Sheet.

• Microchip believes that it s family of products is one of the most secure families of it s kind on the market t oday, when used in the

intended manner and under normal conditions.

• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our

knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data

Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

• Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not

mean that we are guaranteeing the product as “unbreakable.”

Code protection is c onstantly evolving. We a t Microchip are committed to continuously improving t he c ode protect ion f eatures of our

products. Attempts to break Microchip’ s code protection f eature may be a violati on of t he Digit al Millennium Copyright Act. If such act s

allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Microchip received ISO/TS-16949:2002 quality system certification for

its worldwide headquarters, design and wafer fabrication facilities in

Chandler and Tempe, Arizona and Mountain View, California in

October 2003. The Company’s quality system processes and

procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping

devices, Serial EEPROMs, micro peripherals, nonvolat ile memory and

analog products. In addition, Microchip’s quality system for the design

and manufacture of development systems is ISO 9001:2000 certified.

AMERICAS

Corporate Office

2355 West Chandler Blvd.

Chandler, AZ 85224-6199

Tel: 480-792-7200

Fax: 480-792-7277

Technical Support:

http://support.microchip.com

Web Address:

www.microchip.com

Atlanta

Alpharetta, GA

Tel: 770-640-0034

Fax: 770-640-0307

Boston

Westborough, MA

Tel: 774-760-0087

Fax: 774-760-0088

Chicago

Itasc a , IL

Tel: 630-285-0071

Fax: 630-285-0075

Dallas

Addison, TX

Tel: 972-818-7423

Fax: 972-818-2924

Detroit

Farmington Hills, MI

Tel: 248-538-2250

Fax: 248-538-2260

Kokomo

Kokomo, IN

Tel: 765-864-8360

Fax: 765-864-8387

Los A n ge les

Mission Viejo, CA

Tel: 949-462-9523

Fax: 949-462-9608

San Jose

Mountain View, CA

Tel: 650-215-1444

Fax: 650-961-0286

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699

Fax: 905-673-6509

ASIA/PACIFIC

Australia - Sydney

Tel: 61-2-9868-6733

Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100

Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8676-6200

Fax: 86-28-8676-6599

China - Fuzhou

Tel: 86-591-8750-3506

Fax: 86-591-8750-3521

China - Hong Kong SAR

Tel: 852-2401-1200

Fax: 852-2401-3431

China - Qingdao

Tel: 86-532-8502-7355

Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533

Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829

Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660

Fax: 86-755-8203-1760

China - Shunde

Tel: 86-757-2839-5507

Fax: 86-757-2839-5571

China - Wuhan

Tel: 86-27-5980-5300

Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7250

Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-2229-0061

Fax: 91-80-2229-0062

India - New Delhi

Tel: 91-11-5160-8631

Fax: 91-11- 5160-8632

India - Pune

Tel: 91-20-2566-1512

Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166

Fax: 81-45-471-6122

Korea - Gumi

Tel: 82-54-473-4301

Fax: 82-54-473-4302

Korea - Seoul

Tel: 82-2-554-7200

Fax: 82-2-558-5932 or

82-2-558-5934

Malaysia - Penang

Tel: 60-4-646-8870

Fax: 60-4-646-5086

Philippines - Manila

Tel: 63-2-634-9065

Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870

Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-572-9526

Fax: 886-3-572-6459

Taiwan - Kaohsiung

Tel: 886-7-536-4818

Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610

Fax: 886-2-2508-0102

Thail a nd - Bangkok

Tel: 66-2-694-1351

Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-399

Fax: 43-7242-2244-393

Denmark - Copenhage n

Tel: 45-4450-2828

Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-14 4-44

Italy - Milan

Tel: 39-0331-742611

Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399

Fax: 31-416-690340

Sp ain - Madrid

Tel: 34-91-708-08-90

Fax: 34-91-708-08 -91

UK - Wokingham

Tel: 44-118-921-5869

Fax: 44-118-921-5820

WORLDWIDE SALES AND SERVICE

10/31/05