SA306A SA306A SA306, PPrroodduuccttSA306A TIencnhonvoal toigoyn FFrroomm 3 Phase Switching Amplifier FEATURES Low cost 3 phase intelligent switching amplifier Directly connects to most embedded Microcontrollers and Digital Signal Controllers Integrated gate driver logic with dead-time generation and shoot-through prevention Wide power supply range (8.5V to 60V) Over 15A peak output current per phase Independent current sensing for each output User programmable cycle-by-cycle current limit protection Over-current and over-temperature warning signals APPLICATIONS 3 phase brushless DC motors Multiple DC brush motors 3 independent solenoid actuators DESCRIPTION The SA306 is a fully integrated switching amplifier designed primarily to drive three-phase Brushless DC (BLDC) motors. Three independent half bridges provide over 15 amperes peak output current under microcontroller or DSC control. Thermal and short circuit monitoring is provided, which generates fault signals for the microcontroller to take appropriate action. A block diagram is provided in Figure 1. Additionally, cycle-by-cycle current limit offers user programmable hardware protection independent of the microcontroller. Output current is measured using an innovative low loss technique. The SA306 is built using a multi-technology process allowing CMOS logic control and complementary DMOS output power devices on the same IC. Use of P-channel high side FETs enables 60V operation without bootstrap or charge pump circuitry. The HSOP surface mount package balances excellent thermal performance with the advantages of a low profile surface mount package. FIGURE 1. BLOCK DIAGRAM VS + VDD SC TEMP ILIM/D IS 1 Ia Ib Ic PWM Signals Fault Logic V S (p ha se A ) Ia ' At Ab P ha se A Ct Cb VDD VDD Ia ' Ib ' Ic' Ic' Gate Control Bt Bb VDD Ib ' D IS 2 Control Logic V S (p ha se B & C ) O ut A A O ut B B P ha se B C O ut C P ha se C SGND SA306 Switching Amplifier P G N D (A & B ) P G N D (C ) GND SA306U www.cirrus.com Copyright (c) Cirrus Logic, Inc. 2011 (All Rights Reserved) MAR 2011 1 APEX - SA306UREVG SA306A Product Technology From 1. CHARACTERISTICS AND SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS Parameter Symbol Min Max Units SUPPLY VOLTAGE VS 60 V SUPPLY VOLTAGE VDD 5.5 V (VDD+0.5) V LOGIC INPUT VOLTAGE OUTPUT CURRENT, peak, 10ms (-0.5) (Note 2) IOUT 17 A POWER DISSIPATION, avg, 25C (Note 2) PD 100 W TEMPERATURE, junction TJ 150 C (Note 3) TEMPERATURE RANGE, storage OPERATING TEMPERATURE, case TSTG -65 125 C TA -40 125 C SPECIFICATIONS Parameter Test Conditions2 Min Typ Max Units 0.8 V LOGIC INPUT LOW INPUT HIGH 2.0 V OUTPUT LOW 0.3 OUTPUT HIGH 3.7 OUTPUT CURRENT (SC, Temp, ILIM/DIS1) V V 50 mA POWER SUPPLY VS UVLO VS UNDERVOLTAGE LOCKOUT, (UVLO) 50 60 9 VDD 4.5 V V 5.5 V SUPPLY CURRENT, VS 20 kHz (One phase switching at 50% duty cycle) , VS=50V, VDD=5V 25 30 mA SUPPLY CURRENT, VDD 20 kHz (One phase switching at 50% duty cycle) , VS=50V, VDD=5.5V 5 6.5 mA CURRENT LIMIT CURRENT LIMIT THRESHOLD (Vth) 3.95 V Vth HYSTERESIS 100 mV OUTPUT CURRENT, CONTINUOUS 25C Case Temperature RISING DELAY, TD(RISE) See Figure 10 270 ns FALLING DELAY, TD(FALL) See Figure 10 270 ns DISABLE DELAY, TD(DIS) See Figure 10 200 ns ENABLE DELAY, TD(DIS) See Figure 10 200 ns RISE TIME, T(RISE) See Figure 11 50 ns FALL TIME, T(FALL) See Figure 11 50 ns ON RESISTANCE SOURCING (P-CHANNEL) 5A Load 300 600 m ON RESISTANCE SINKING (N-CHANNEL) 5A Load 250 600 m 2 8 A SA306U SA306A Product Technology From SPECIFICATIONS, continued Parameter Test Conditions2 Min Typ Max Units THERMAL THERMAL WARNING 135 C THERMAL WARNING HYSTERESIS 40 C RESISTANCE, junction to case Full temperature range TEMPERATURE RANGE, case Meets Specifications 1.25 -40 1.5 C/W +125 C NOTES: 1. (All Min/Max characteristics and specifications are guaranteed over the Specified Operating Conditions. Typical performance characteristics and specifications are derived from measurements taken at typical supply voltages and TC = 25C). 2. Long term operation at elevated temperature will result in reduced product life. De-rate internal power dissipation to achieve high MTBF. 3. Output current rating may be limited by duty cycle, ambient temperature, and heat sinking. Under any set of conditions, do not exceed the specified current rating or a junction temperature of 150C. Figure 2A. 44-Pin HSOP Slug-Up, Package Style HU SA306U Figure 2B. 44-Pin HSOP Slug-Down, Package Style HR 3 SA306A 10 5 8 7.5 7 ONE PHASE SWITCHING FREQUENCY = 20kHz 50% DUTY CYCLE 20 30 40 50 VS SUPPLY VOLTAGE (V) VDD SUPPLY CURRENT ONE PHASE SWITCHING FREQUENCY = 20kHz 50% DUTY CYCLE 6.5 6 125C 5.5 25C 5 4.5 4 10 20 30 40 50 VS SUPPLY VOLTAGE (V) RDS(on),() RDS(on),() 40 ONE PHASE SWITCHING @ 50% DUTY CYCLE; VS=50V 20 0 50 VDD SUPPLY CURRENT 120 4.8 4.7 4.6 ONE PHASE SWITCHING @ 50% DUTY CYCLE; VS=50V 50 1 0.1 0.01 100 150 200 250 300 FREQUENCY (kHz) 4.9 5 (N-Channel) 100 150 200 250 300 FREQUENCY (kHz) 0.1 1 SENSE CURRENT (mA) 10 POWER DERATING 100 80 60 40 20 0 -40 0 40 80 120 CASE TEMPERATURE, TC DIODE FORWARD VOLTAGE - TOP FET (P-Channel) 4 CURRENT (A) CURRENT (A) 60 ON RESISTANCE - TOP FET 4 3 2 1 4 80 0.8 0.75 (P-Channel) 0.7 0.65 0.6 VS=11 0.55 VS=13 0.5 0.45 VS=15 0.4 0.35 0.3 VS>17 0.25 0.2 0.15 0 1 2 3 4 5 6 7 8 9 10 IOUT,(A) DIODE FORWARD VOLTAGE - BOTTOM FET 0 0.5 100 4.5 0 ON RESISTANCE - BOTTOM FET 5 120 5 60 0.8 0.75 (N-Channel) 0.7 0.65 0.6 0.55 VS=11 0.5 VS=13 0.45 VS=15 0.4 0.35 VS=17 0.3 0.25 0.2 VS>22 0.15 0 1 2 3 4 5 6 7 8 9 10 IOUT,(A) 140 0 60 CURRENT SENSE 160 LOAD CURRENT (A) 25C 10 POWER DISSIPATION, PD VS SUPPLY CURRENT (mA) 125C 15 VS SUPPLY CURRENT 180 20 0 10 VDD SUPPLY CURRENT (mA) VS SUPPLY CURRENT VDD SUPPLY CURRENT (mA) VS SUPPLY CURRENT (mA) 25 Product Technology From 3 2 1 0.7 0.9 1.1 1.3 FORWARD VOLTAGE (V) 1.5 0 0.5 0.7 0.9 1.1 1.3 FORWARD VOLTAGE (V) 1.5 SA306U SA306A Product Technology From Figure 3A. External Connections 44-pin HSOP, Slug-Up, HU Pkg Figure 3B. External Connections 44-pin HSOP, Slug-Down, HR Pkg. PIN #1 ID's: CHAMFER, DIMPLE, ESD TRIANGLE TOP (SLUG) VIEW XXXXXXXXXXXX COO 23 SA306AHU-FH 22 44 1 HS NC VSA VSA VSA OUTA OUTA PGNDA/B PGNDA/B PGNDA/B OUTB OUTB VSB/C VSB/C VSB/C OUTC OUTC PGNDC PGNDC PGNDC NC HS NC NC NC NC Cb Ct IC SC IB Ilim/DIS1 SGND Bt Bb Ab At Vdd IA DIS2 TEMP NC NC NC 1 44 SA306AHR-FH XXXXXXXXXXXX COO NC NC NC TEMP DIS2 IA Vdd At Ab Bb Bt SGND Ilim/DIS1 IB SC IC Ct Cb NC NC NC NC 22 23 HS NC PGNDC PGNDC PGNDC OUTC OUTC VSB/C VSB/C VSB/C OUTB OUTB PGNDA/B PGNDA/B PGNDA/B OUTA OUTA VSA VSA VSA NC HS TOP VIEW PIN #1 ID's: CHAMFER, ESD Triangle Table 1. Pin Descriptions - 44-pin HSOP, HR & HU Pkg. Pin # 25,26,27 38,39 40,41,42 8 5 6 7 9 10 11 12 13 14 15 16 17 18 19 33,34 35,36,37 28,29 30,31,32 SA306U Pin Name VS (phase A) OUT C PGND (phase C) SC Cb Ct IC IB Signal Type Power Power Output Power Logic Output Logic Input Logic Input Analog Output Analog Output Simplified Pin Description High Voltage Supply (8.5-60V) supplies phase A only Half Bridge C Power Output High Current GND Return Path for Power Output C Indication of a short of an output to supply, GND or another phase Logic high commands C phase lower FET to turn on Logic high commands C phase upper FET to turn on Phase C current sense output Phase B current sense output As an output, logic high indicates cycle-by-cycle current limit, and logic low indicates normal operation. As an input, logic high places ILIM/DIS1 Logic Input/Output all outputs in a high impedance state and logic low disables the cycle-by-cycle current limit function. SGND Power Analog and digital GND - internally connected to PGND Bt Logic Input Logic high commands B phase upper FET to turn on Bb Logic Input Logic high commands B phase lower FET to turn on Ab Logic Input Logic high commands A phase lower FET to turn on At Logic Input Logic high commands A phase upper FET to turn on VDD Power Logic Supply (5V) IA Analog Output Phase A current sense output DIS2 Logic Input Logic high places all outputs in a high impedance state TEMP Logic Output Thermal indication of die temperature above 135C OUT B Power Output Half Bridge B Power Output VS (phase B&C) Power High Voltage Supply phase B & C OUT A Power Output Half Bridge A Power Output PGND (phase A&B) Power High Current GND Return Path for Power Outputs A & B 5 SA306A Product Technology From Table 1. Pin Descriptions - 44-pin HSOP, HR & HU Pkg. Pin # 23,44 1,2,3,4,20, 21,22,24,43 HS Pin Name NC Signal Type Simplified Pin Description Mechanical Pins connected to the package heat slug --- Do Not Connect 1.2 Pin Descriptions VS: Supply voltage for the output transistors. These pins require decoupling (1F capacitor with good high frequency characteristics is recommended) to the PGND pins. The decoupling capacitor should be located as close to the VS and PGND pins as possible. Additional capacitance will be required at the VS pins to handle load current peaks and potential motor regeneration. Refer to the applications section of this datasheet for additional discussion regarding bypass capacitor selection. Note that VS (phase A) pins carry only the phase A supply current. VS (phase B&C) carry supply current for phases B & C. Phase A may be operated at a different supply voltage from phases B & C. Only the B & C supply pins are monitored for undervoltage conditions. OUT A, OUT B, OUT C: These pins are the power output connections to the load. NOTE: When driving an inductive load, it is recommended that two Schottky diodes with good switching characteristics (fast tRR specs) be connected to each pin so that they are in parallel with the parasitic back-body diodes of the output FETs. (See Section 2.6) PGND: Power Ground. This is the ground return connection for the output FETs. Return current from the load flows through these pins. PGND is internally connected to SGND through a resistance of a few ohms. See section 2.1 of this datasheet for more details. SC: Short Circuit output. If a condition is detected on any output which is not in accordance with the input commands, this indicates a short circuit condition and the SC pin goes high. The SC signal is blanked for approximately 200ns during switching transitions but in high current applications, short glitches may appear on the SC pin. A high state on the SC output will not automatically disable the device. The SC pin includes an internal 12k series resistor. Ab, Bb, Cb: These Schmitt triggered logic level inputs are responsible for turning the associated bottom, or lower N-channel output FETs on and off. Logic high turns the bottom N-channel FET on, and a logic low turns the low side N-channel FET off. If Ab, Bb, or Cb is high at the same time that a corresponding At, Bt, or Ct input is high, protection circuitry will turn off both FETs in order to prevent shoot-through current on that output phase. Protection circuitry also includes a dead-time generator, which inserts dead time in the outputs in the case of simultaneous switching of the top and bottom input signals. At, Bt, Ct: These Schmitt triggered logic level inputs are responsible for turning the associated top side, or upper P-channel FET outputs on and off. Logic high turns the top P-channel FET on, and a logic low turns the top Pchannel FET off. Ia, Ib, Ic: Current sense pins. The SA306 supplies a positive current to these pins which is proportional to the current flowing through the top side P-channel FET for that phase. Commutating currents flowing through the backbody diode of the P-channel FET or through external Schottky diodes are not registered on the current sense pins. Nor do currents flowing through the low side N-channel FET, in either direction, register at the current sense pins. A resistor connected from a current sense pin to SGND creates a voltage signal representation of the phase current that can be monitored with ADC inputs of a processor or external circuitry. The current sense pins are also internally compared with the current limit threshold voltage reference, Vth. If the voltage on any current sense pin exceeds Vth, the cycle by cycle current limit circuit engages. Details of this functionality are described in the applications section of this datasheet. ILIM/DIS1: This pin is directly connected to the disable circuitry of the SA306. Pulling this pin to logic high places OUT A, OUT B, and OUT C in a high impedance state. This pin is also connected internally to the output of the current limit latch through a 12k resistor and can be monitored to observe the function of the cycle-by-cycle current limit feature. Pulling this pin to a logic low effectively disables the cycle-by-cycle current limit feature. SGND: This is the ground return connection for the VDD logic power supply pin. All internal analog and logic circuitry is referenced to this pin. PGND is internally connected to GND through a resistance of a few ohms,. However, it is highly recommended to connect the GND pin to the PGND pins externally as close to the device as possible. Failure do to this may result in oscillations on the output pins during rising or falling edges. 6 SA306U SA306A Product Technology From VDD: This is the connection for the 5V power supply, and provides power for the logic and analog circuitry in the SA306. This pin requires decoupling (at least 0.1F capacitor with good high frequency characteristics is recommended) to the SGND pin. DIS2: The DIS2 pin is a Schmitt triggered logic level input that places OUT A, OUT B, and OUT C in a high impedance state when pulled high. DIS2 has an internal 12k pull-down resistor and may therefore be left unconnected. TEMP: This logic level output goes high when the die temperature of the SA306 reaches approximately 135C. This pin WILL NOT automatically disable the device. The TEMP pin includes a 12k series resistor. HS: These pins are internally connected to the thermal slug on the reverse of the package. They should be connected to GND. Neither the heat slug nor these pins should be used to carry high current. NC: These "no-connect" pins should be left unconnected. 2. SA306 OPERATION The SA306 is designed primarily to drive three phase motors. However, it can be used for any application requiring three high current outputs. The signal set of the SA306 is designed specifically to interface with a DSP or microcontroller. A typical system block diagram is shown in the figure below. Over-temperature, Short-Circuit and Current Limit fault signals provide important feedback to the system controller which can safely disable the output drivers in the presence of a fault condition. High side current monitors for all three phases provide performance information which can be used to regulate or limit torque. Figure 4. System Diagram VDD SC TEMP ILIM/D IS 1 VS + VS (phase A) VS (phase B&C) Fault Logic Current IA monitor IB Signals IC BRUSHLESS MOTOR GND D IS 2 At Ab PWM Signals Bt Bb Control Logic Gate Control A B C OUT A OUT B OUT C Ct Cb SGND SA306 Switching Amplifier M icrocontroller or DSC PGND (C) PGND (A&B) SGND GND Sensing circuits Sensor - Hall Sensors or Sensorless - Input from Stator leads The block diagram in Figure 5 illustrates the features of the input and output structures of the SA306. For simplicity, a single phase is shown. SA306U 7 SA306A Product Technology From Figure 5. Input and output structures for a single phase 12k SC Current Sense SC Logic VDD _ Ref 12k I LIM/DIS1 Ia' Vth + + _ 12k TEMP Temp Sense Lim a Lim b Lim c Ia UVLO DIS2 12k VS At Gate Control OUT A Ab PGND SGND X X >Vth X X X X X X X X X X X X 8 DIS2 OUT A, OUT B, OUT C Ia, Ib, Ic 0 X 1