MT9V131 1/4Inch SOC VGA CMOS Digital Image Sensor Table 1. KEY PERFORMANCE PARAMETERS Parameter Typical Value www.onsemi.com Optical Format 1/4-inch (4:3) Active Imager Size 3.58 mm (H) x 2.69 mm (V) 4.48 mm (Diagonal) Active Pixels 640 (H) x 480 (V) (VGA) Pixel Size 5.6 m x 5.6 m Color Filter Array RGB Bayer Pattern Shutter Type Electronic Rolling Shutter (ERS) Maximum Data Rate Master Clock 12-13.5 Mp/s 24-27 MHz Frame Rate 15 fps at 12 MHz (default), programmable up to 30 fps at 27 MHz VGA (640 x 480) CIF (352 x 288) Programmable up to 60 fps QVGA (320 x 240) Programmable up to 90 fps CLCC48 11.43 x 11.43 CASE 848AQ ORDERING INFORMATION See detailed ordering and shipping information on page 2 of this data sheet. ADC Resolution 10-bit, on-chip Responsivity 1.9 V/lux-sec (550 nm) Applications Dynamic Range 60 dB SNRMAX 45 dB Supply Voltage 2.8 V +0.25 V * Security * Biometrics * Toys Power Consumption <80 mW at 2.8 V, 15 fps at 12 MHz Operating Temperature -20C to +70C Packaging 48-Pin CLCC Features * * * * * * * * * * System-on-a-Chip (SOC) - Completely Integrated Camera System Ultra Low-power, Cost Effective CMOS Image Sensor Superior Low-light Performance Up to 30 fps Progressive Scan at 27 MHz for High-quality Video at VGA Resolution On-chip Image Flow Processor (IFP) Performs Sophisticated Processing: Color Recovery and Correction, Sharpening, Gamma, Lens Shading Correction, On-the-fly Defect Correction, 2X Fixed Zoom Image Decimation to Arbitrary Size with Smooth, Continuous Zoom and Pan Automatic Exposure, White Balance and Black Compensation, Flicker Avoidance, Color Saturation, and Defect Identification and Correction, Auto Frame Rate, Back Light Compensation Xenon and LED - Type Flash Support Two-wire Serial Programming Interface Progressive ITU_R BT.656 (YCbCr), YUV, 565RGB, 555RGB, and 444RGB Output Data Formats (c) Semiconductor Components Industries, LLC, 2006 March, 2017 - Rev. 8 1 Publication Order Number: MT9V131/D MT9V131 ORDERING INFORMATION Table 2. AVAILABLE PART NUMBERS Part Number Product Description Orderable Product Attribute Description MT9V131C12STC-DR VGA 1/4" SOC Dry Pack without Protective Film MT9V131C12STC-TR VGA 1/4" SOC Tape & Reel without Protective Film For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D. See the ON Semiconductor Device Nomenclature document (TND310/D) for a full description of the naming convention used for image sensors. For reference documentation, including information on evaluation kits, please visit our web site at www.onsemi.com. GENERAL DESCRIPTION The ON Semiconductor MT9V131 is a 1/4-inch VGA-format CMOS active-pixel digital image sensor, the result of combining the MT9V011 image sensor core with ON Semiconductor's third-generation digital image flow processor technology. The MT9V131 has an active imaging pixel array of 649 x 489, capturing high-quality color images at VGA resolution. The sensor is a complete camera-on-a-chip solution and is designed specifically to meet the demands of products such as surveillance cameras. It incorporates sophisticated camera functions on-chip and is programmable through a simple two-wire serial interface. This SOC VGA CMOS image sensor features ON Semiconductor's breakthrough, low-noise CMOS imaging technology that achieves CCD image quality (based on signal-to-noise ratio and low-light sensitivity) while maintaining the inherent size, cost, and integration advantages of CMOS. The MT9V131 is a fully-automatic, single-chip camera, requiring only a power supply, lens, and clock source for basic operation. Output video is streamed through a parallel 8-bit DOUT port, as shown in Figure 1. The output pixel clock is used to latch the data, while FRAME_VALID (FV) and LINE_VALID (LV) signals indicate the active video. The sensor can be put in an ultra-low power sleep mode by asserting the STANDBY pin. Output signals can also be tri-stated by de-asserting the OE_BAR pin. The MT9V131 internal registers can be configured using a two-wire serial interface. The MT9V131 can be programmed to output progressive scan images up to 30 fps in an 8-bit ITU_R BT.656 (YCbCr) formerly CCIR656, YUV, 565RGB, 555RGB, or 444RGB formats. 10-bit raw Bayer data output can also be selected. The FV and LV signals are output on dedicated pins, along with a pixel clock (PIXCLK) that is synchronous with valid data. Communication Bus SCLK SDATA SADDR CLK STANDBY OE_BAR VDD/DGND VAA/AGND Image Flow Processor Sensor Core . Based on MT9V011 . 668H x 496V (VGA+ Reference) . 1/4-inch optical format . Auto black compensation . Programmable analog gain . Programmable exposure . Low power, 10-bit ADCs . Color correction, gamma, lens shading correction . Auto exposure, white balance . Interpolation and defect correction . Flicker avoidance DOUT[7:0]:DOUT_LSB[1:0] PIXCLK FRAME_VALID LINE_VALID FLASH VAA_PIX SRAM Line Buffers Figure 1. Chip Block Diagram The MT9V131 can accept an input clock of up to 27 MHz, delivering 30 fps. With power-on defaults (see Appendix B for recommended defaults), the camera is configured to deliver 15 fps at 12 MHz and automatically slows down the frame rate in low-light conditions to achieve longer exposures and better image quality. Internally, the MT9V131 consists of a sensor core and an image flow processor (IFP). The sensor core functions to www.onsemi.com 2 MT9V131 registers can be accessed through the two-wire serial interface. Selecting the desired address space can be accomplished by programming register R0x01, which remains present in both register sets. capture raw Bayer-encoded images that are input into the IFP as shown in Figure 1. The IFP processes the incoming stream to create interpolated, color-corrected output and controls the sensor core to maintain the desirable exposure and color balance. Sensor core and IFP registers are grouped into two separate address spaces, as shown in Figure 2. The internal NOTE: R0x00 R0x01 R0x00 R0x01 Sensor Core Registers (R0x02...R0xFF) IFP Registers (R0x02...R0xFF) R0x01 = 0b0100 R0x01 = 0b0001 Program R0x01 to select the desired space (0b0100 = sensor core registers, 0b0001 = IFP/SOC registers). Figure 2. Internal Register Grouping Figure 3 shows MT9V131 typical connections. For low-noise operation, the MT9V131 requires separate supplies for analog and digital power. Incoming digital and analog ground conductors can be tied together right next to VAA VDD VAA VAA_PIX ADC_TEST 1.5 kW VDD 1.5 kW the die. Both power supply rails should be decoupled to ground using capacitors. The use of inductance filters is not recommended. SADDR 1 kW 10 mF RESET_BAR DOUT[7:0]:DOUT_LSB[1:0] SDATA Two-wire serial bus FRAME_VALID LINE_VALID PIXCLK SCLK Master Clock EXTCLK FLASH To CMOS Camera Port To Xenon Flash Trigger or LED Enable DNU DGND NOTE: AGND STANDBY DGND OE_BAR AGND ON Semiconductor recommends a 1.5 k resistor value, but it may be greater for slower two-wire speed. Figure 3. Typical Configuration (Connection) www.onsemi.com 3 MT9V131 NC DGND DOUT2 DOUT3 DOUT4 DOUT5 DGND VDD DOUT6 DOUT7 VDD DGND PIN ASSIGNMENT 6 5 4 3 2 1 48 47 46 45 44 43 VDD 7 42 NC DOUT1 8 41 VDD DOUT0 9 40 VDD DOUT_LSB1 10 39 DNU DOUT_LSB0 11 38 DGND 37 VDD STANDBY FRAME_VALID 16 33 RESET_BAR VDD 17 32 VAA_PIX NC 18 31 ADC_TEST 19 20 21 22 23 24 25 26 27 28 29 30 NC 34 AGND 15 VAA LINE_VALID AGND OE_BAR VAA 14 VDD PIXCLK DGND DGND 35 SADDR 36 SDATA 13 SCLK FLASH EXTCLK 12 DGND DGND Figure 4. 48-Pin CLCC Pinout Diagram Table 3. PIN DESCRIPTION FOR THE CLCC PACKAGE Pin Number Pin Name Type 20 EXTCLK Input Master clock into sensor. Default is 12 MHz (27 MHz maximum) Description 21 SCLK Input Serial clock 23 SADDR Input Serial interface address select: R0xB8 when HIGH (default). R0x90 when LOW 31 ADC_TEST Input Tie to Vaa_PIX (factory use only) 33 RESET_BAR Input Asynchronous reset of sensor when LOW. All registers assume factory defaults 34 STANDBY Input When HIGH, puts the imager in ultra-low power standby mode. 35 OE_BAR Input Output_Enable pin. When HIGH, tri-state all outputs except SDATA (tie LOW for normal operation) 39 DNU Input Tie to digital ground 22 SDATA I/O 13 FLASH Output Serial data I/O Flash strobe 14 PIXCLK Output Pixel clock out. Pixel data output are valid during rising edge of this clock. IFP R0x08 [9] inverts polarity Frequency = Master clock 15 LINE_VALID Output Active HIGH during line of selectable valid pixel data 16 FRAME_VALID Output Active HIGH during frame of valid pixel data 45 DOUT7 Output ITU_R BT.656/RGB data bit 7 (MSB) 46 DOUT6 Output ITU_R BT.656/RGB data bit 6 1 DOUT5 Output ITU_R BT.656/RGB data bit 5 www.onsemi.com 4 MT9V131 Table 3. PIN DESCRIPTION FOR THE CLCC PACKAGE (continued) Pin Number Pin Name Type 2 DOUT4 Output ITU_R BT.656/RGB data bit 4 Description 3 DOUT3 Output ITU_R BT.656/RGB data bit 3 4 DOUT2 Output ITU_R BT.656/RGB data bit 2 8 DOUT1 Output ITU_R BT.656/RGB data bit 1 9 DOUT0 Output ITU_R BT.656/RGB data bit 0 (LSB) 10 DOUT_LSB1 Output Raw Bayer 10-bit output 11 DOUT_LSB0 Output Raw Bayer 10-bit output (LSB) 7, 17, 25, 37, 40, 41, 44, 47 VDD Supply Digital power (2.8 V) 26, 28 VAA Supply Analog power (2.8 V) 32 VAA_PIX Supply Pixel array power (2.8 V) 27, 29 AGND Supply Analog ground 5, 12, 19, 24, 36, 38, 43, 48 DGND Supply Digital ground 6, 18, 30, 42 NC - No connect IMAGE FLOW PROCESSOR Overview of Architecture The IFP consists of a color processing pipeline and a measurement and control logic block, as shown in Figure 5. The stream of raw data from the sensor enters the pipeline and undergoes a number of transformations. Image stream processing starts from conditioning the black level and applying a digital gain. The lens shading block compensates for signal loss caused by the lens. Next, the data is interpolated to recover missing color components for each pixel and defective pixels are corrected. The resulting interpolated RGB data passes through the current color correction matrix (CCM), gamma, and saturation corrections and is formatted for final output. The measurement and control logic continuously accumulates statistics about image brightness and color. Indoor 50/60 Hz flicker is detected and automatically updated when possible. Based on these measurements, the IFP calculates updated values for exposure time and sensor analog gains, which are sent to the sensor core through the communication bus. Color correction is achieved through a linear transformation of the image with a 3 x 3 color correction matrix. Color saturation can be adjusted in the range from zero (black and white) to 1.25 (125% of full color saturation). Gamma correction compensates for nonlinear dependence of the display device output versus driving signal (monitor brightness versus CRT voltage). Output and Formatting Processed video can be output in the form of a progressive ITU_R BT.656 or RGB stream. The ITU_R BT.656 (default) stream contains 4:2:2 data with optional embedded synchronization codes. This kind of output is typically suitable for subsequent display by standard video equipment. For JPEG/MPEG compression, YUV/ encoding is suitable. RGB functionality is provided to support LCD devices. The MT9V131 can be configured to output 16-bit RGB (565RGB) and 15-bit RGB (555RGB), as well as two types of 12-bit RGB (444RGB). The user can configure internal registers to swap odd and even bytes, chrominance channels, and luminance and chrominance components to facilitate interfacing to application processors. www.onsemi.com 5 MT9V131 IMAGE SENSOR LENS CORRECTION DEMOSAICING AE, AWB, FLICKER AVOIDANCE COLOR CORRECTION FLASH CONTROL GAMMA CORRECTION OUTPUT FORMATTING Figure 5. Image Flow Processor Block Diagram The MT9V131 features smooth, continuous zoom and pan. This functionality is available when the IFP output is downsized in the decimation block. The decimation block can downsize the original VGA image to any integer size, including QVGA, QQVGA, CIF, and QCIF with no loss to the field of view. The user can program the desired size of the output image in terms of horizontal and vertical pixel count. In addition, the user can program the size of a region for downsizing. Continuous zoom is achieved every time the region of interest is less than the entire VGA image. The maximum zoom factor is equal to the ratio of VGA to the size of the region of interest. For example, an image rendered on a 160 x 120 display can be zoomed by 640/160 = 480/120 = 4 times. Continuous pan is achieved by adjusting the starting coordinates of the region of interest. Also, a fixed 2X up-zoom is implemented by means of windowing down the sensor core. In this mode, the IFP receives a QVGA-sized input data and outputs a VGA-size image. The sub-window can be panned both vertically and horizontally by programming sensor core registers. The MT9V131 supports both LED and xenon-type flash light sources using a dedicated output pad. For xenon devices, the signal generates a strobe to fire when the imager's shutter is fully open. For LED, the signal can be asserted or de-asserted asynchronously. Flash modes are configured and engaged over the two-wire serial interface using IFP R0x98. www.onsemi.com 6 MT9V131 OUTPUT DATA ORDERING In YCbCr the first and second bytes can be swapped. Luma/chroma bytes can be swapped as well. R and B channels are bit-wise swapped when chroma swap is enabled. See configuration. IFP R0x3A for channel swapping Table 4. YUV/YCbCr OUTPUT DATA ORDERING 1st Byte 2nd Byte 3rd Byte 4th Byte Default (no Swap) Cbi Yi Cri Yi+1 Swapped CrCb Cri Yi Cbi Yi+1 Swapped YC Yi Cbi Yi+1 Cri Swapped CrCb, YC Yi Cri Yi+1 Cbi Mode Table 5. RGB OUTPUT DATA ORDERING IN DEFAULT MODE Mode (Swap Disabled) 565RGB 555RGB 444xRGB x444RGB Byte D7 D6 D5 D4 D3 D2 D1 D0 First R7 R6 R5 R4 R3 G7 G6 G5 Second G4 G3 G2 B7 B6 B5 B4 B3 First 0 R7 R6 R5 R4 R3 G7 G6 Second G4 G3 G2 B7 B6 B5 B4 B3 First R7 R6 R5 R4 G7 G6 G5 G4 Second B7 B6 B5 B4 0 0 0 0 First 0 0 0 0 R7 R6 R5 R4 Second G7 G6 G5 G4 B7 B6 B5 B4 A bypass mode is available whereby raw Bayer 10-bits data is output as two bytes. See IFP R0x08[7]. Table 6. BYTE ORDERING IN 8 + 2 BYPASS MODE Byte Ordering 8 + 2 Bypass First D9 D8 D7 D6 D5 D4 D3 D2 Second 0 0 0 0 0 0 D1 D0 www.onsemi.com 7 MT9V131 SENSOR CORE OVERVIEW The sensor consists of a pixel array of 668 x 496 total, analog readout chain, 10-bit ADC with programmable gain and black offset, and timing and control. Control Register Active Pixel Sensor Array Communication Bus to IFP Timing and Control Clock Sync. Signals Analog Processing 10-bit Data to IFP ADC Figure 6. Sensor Core Block Diagram color pixels. Even-numbered columns contain green and blue color pixels; odd- numbered columns contain red and green color pixels. The sensor core's pixel array is configured as 668 columns by 496 rows (shown in Figure 7). The first 18 columns and the first 6 rows of pixels are optically black and can be used to monitor the black level. The last column and the last row of pixels are also optically black. The black row data is used internally for the automatic black level adjustment. There are 649 columns by 489 rows of optically active pixels, which provides a four-pixel boundary around the VGA (640 x 480) image to avoid boundary affects during color interpolation and correction. The additional active column and additional active row are used to allow horizontally and vertically mirrored readout to also start on the same color pixel, as shown in Figure 7. column readout direction .. black pixels . Pixel (18,6) row readout ... direction (0, 0) 6 black rows VGA (640 x 480) + 4 pixel boundary for color correction + additional active column + additional active row = 649 x 489 active pixels 1 black column (667,495) G R G R G R G B G G G G R G B G G R G R G R G B G G G B B B B B R G R G G G B B (First Optical clear pixel) B B .. . Figure 8. Pixel Color Pattern Detail (Top Right Corner) 18 black column The sensor core image data is read-out in a progressive scan. Valid image data is surrounded by horizontal and vertical blanking, as shown in Figure 9. The amount of horizontal and vertical blanking is programmable through the sensor core registers R0x05 and R0x06, respectively. LINE_VALID is HIGH during the shaded region of the figure. See "Appendix A - Sensor Timing" for the description of FRAME_VALID timing. 1 black row Figure 7. Pixel Array Description The sensor core uses the RGB Bayer color pattern (shown in Figure 8). Even-numbered rows contain green and red color pixels, and odd-numbered rows contain blue and green www.onsemi.com 8 MT9V131 P0,0 P0,1 P0,2.....................................P0,n-1 P0,n P1,0 P1,1 P1,2..................................... P1,n-1 P1,n 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 VALID IMAGE HORIZONTAL BLANKING Pm-1,0 Pm-1,1 ................................. Pm-1,n-1 Pm-1,n 00 00 00 .................. 00 00 00 Pm,0 Pm,1 ................................. Pm,n-1 Pm,n 00 00 00 .................. 00 00 00 00 00 00 ..................................... 00 00 00 00 00 00 ..................................... 00 00 00 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 VERTICAL BLANKING VERTICAL/HORIZONTAL BLANKING 00 00 00 ..................................... 00 00 00 00 00 00 ..................................... 00 00 00 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 NOTES: 1. Do not change these registers. Contact ON Semiconductor support for settings different from defaults. 2. IFP controls these registers when AE, AWB, or flicker avoidance are enabled. Figure 9. Spatial Illustration of Image Readout ELECTRICAL SPECIFICATIONS The recommended operating temperature ranges from -20C to +70C. The sensor image quality may degrade above +40C. Table 7. DC ELECTRICAL CHARACTERISTICS (VDD = VAA = 2.8 0.25 V; TA = 25C) Definition Symbol Condition Min Typ Max Unit Input High Voltage VIH VDD - 0.25 VDD + 0.25 V Input Low Voltage VIL -0.3 0.8 V Input Leakage Current IIN -5.0 5.0 A No pull-up resistor; VIN = VDD or DGND Output High Voltage VOH Output Low Voltage VOL 0.2 V Output High Current IOH 15.0 mA Output Low Current IOL 20.0 mA Tri-state Output Leakage Current IOZ 5.0 A Analog Operating Supply Current IAA Digital Operating Supply Current IDD VDD - 0.2 V Default settings, CLOAD = 10pF CLKIN = 12 MHz CLKIN = 27 MHz 10.0 10.0 20.0 20.0 25.0 25.0 mA Default settings, CLOAD = 10pF CLKIN = 12 MHz CLKIN = 27 MHz 5.0 10.0 8.0 15.0 20.0 20.0 mA Analog Standby Supply Current IAA Standby STDBY = VDD 0.0 2.5 5.0 A Digital Standby Supply Current IDD Standby STDBY = VDD 0.0 2.5 5.0 A 1. To place the chip in standby mode, first raise STANDBY to VDD, then wait two master clock cycles before turning off the master clock. Two master clock cycles are required to place the analog circuitry into standby, low-power mode. 2. To place the chip in standby mode, first raise STANDBY to VDD, then wait two master clock cycles before turning off the master clock. Two master clock cycles are required to place the analog circuitry into standby, low-power mode. www.onsemi.com 9 MT9V131 Table 8. AC ELECTRICAL CHARACTERISTICS (VDD = VAA = 2.8 0.25 V; TA = 25C) Symbol Definition Condition fCLKIN Input Clock Frequency Clock Duty Cycle (Note 1) 50:50 Input Clock Rise Time tR Input Clock Fall Time tF CLKIN to PIXCLK Propagation Delay (Note 3) LOW-to-HIGH tPLH P HIGH-to-LOW tPHL P Setup Time PIXCLK to DOUT[7:0] at 27 MHz (Note 2) PIXCLK to FRAME_VALID and LINE_VALID Propagation Delay LOW-to-HIGH tPLH F,L HIGH-to-LOW tPHL F,L Output Rise Time tOUT Output Fall Time tOUT MHz 45 50 55 % 1 2 5 ns 2 5 ns 14 ns 6 10 14 ns 11 18 - ns 11 18 - ns 4 9.0 13 ns 4 7.5 13 ns CLOAD = 10 pF 5 7.0 15 ns CLOAD = 10 pF 5 9.0 15 ns CLOAD = 10 pF F Unit 27 12 CLOAD = 10 pF R Max 12 6 tDHOLD Hold Time Typ 10 1 CLOAD = 10 pF tDSETUP Min 1. For 30 fps operation with a 27 MHz clock, the user must have a precise duty cycle equal to 50%. With a slower frame rate and a slower clock, the clock duty cycle can be relaxed. 2. Typical is1/2 of CLKIN period. 3. PIXCLK can be programmed to be inverted or non-inverted. PROPAGATION DELAYS Propagation Delays for PIXCLK and Data Out Signals The output PIXCLK delay, relative to the master clock (CLKIN), is typically 10-12 ns. Note that the data outputs change on the rising edge of the master clock (CLKIN) as tR shown in in Figure 10. PIXCLK by default is inverted from CLKIN but can be programmed to be non-inverted. tF CLK_IN tPLH P tPLH P PIXCLK tOH DOUT (7:0) NOTE: DOUT (7:0) DOUT (7:0) DOUT (7:0) DOUT (7:0) Default condition of the IPA register R0x08[9] = 0. Figure 10. Propagation Delays for PIXCLK and Data Out Signals Propagation Delays for FRAME_VALID and LINE_VALID Signals edge as the output of the first valid pixel's data and returns LOW on the same master clock falling edge as the end of the output of the last valid pixel's data. The default timing of PIXCLK with respect to LINE_VALID and FRAME_VALID is shown in Figure 11. The LINE_VALID and FRAME_VALID signals change on the same clock edge as the data output. The LINE_VALID goes HIGH on the same falling master clock www.onsemi.com 10 MT9V131 t PHL F,L t PLH F,L CLKIN CLKIN FRAME_VALID LINE_VALID FRAME_VALID LINE_VALID Figure 11. Propagation Delays for FRAME_VALID and LINE_VALID Signals Output Data Timing goes HIGH. It returns LOW at a time corresponding to 6 pixel clocks after the last LINE_VALID goes LOW. As shown in Figure 12, FRAME_VALID goes HIGH 6 pixel clocks prior to the time that the first LINE_VALID PIXCLK tFVSETUP FRAME_VALID tFVHOLD tLVHOLD t LVSETUP LINE_VALID t DSETUP Cb0 DOUT(7:0) Y0 Cr0 Ylast Y1 Cb0 Cb0 Ylast t DHOLD NOTES: 1. 2. 3. 4. 5. 6. 7. PIXCLK = 27 MHz (MAX) tFVSETUP = / setup time for FRAME_VALID before falling edge of PIXCLK / = 18 ns tFVHOLD = / hold time for FRAME_VALID after falling edge of PIXCLK / = 18 ns tLVSETUP = / setup time for LINE_VALID before falling edge of PIXCLK / = 18 ns tLVHOLD = / hold time for LINE_VALID after falling edge of PIXCLK / = 18 ns tDSETUP = / setup time for DOUT before falling edge of PIXCLK / = 18 ns tDHOLD = / hold time for DOUT after falling edge of PIXCLK / = 18 ns - Frame start: FF00 00A0 - Line start: FF00 0080 - Line end: FF00 0090 - Frame end: FF00 00B0 8. Drawing shown has R0x08[9] = 1 Figure 12. Data Output Timing Diagram 50 Quantum Efficiency (%) 45 Blue Green Red 40 35 30 25 20 15 10 5 0 350 450 550 650 750 850 950 Wavelength (nm) Figure 13. Typical Spectral Characteristics www.onsemi.com 11 1050 MT9V131 - Direction 0 + Direction 11.0um ARRAY Die Center + Direction 0 -91.3um - Direction Pixel Array Center Pixel (0, 0) NOTE: Not to scale. Figure 14. Die Center - Image Center Offset CRA vs. Image Height Plot CRA (deg) (mm) 0 0 0 5 0.112 1.46 30 10 0.224 2.92 28 15 0.336 4.38 26 20 0.448 5.84 24 25 0.560 7.30 22 30 0.672 8.75 20 35 0.748 10.21 18 40 0.896 11.67 16 45 1.008 13.13 14 50 1.120 14.59 12 55 1.232 16.05 10 60 1.344 17.51 8 65 1.456 18.97 6 70 1.568 20.43 4 75 2.680 21.89 2 80 2.792 23.34 0 85 2.904 24.80 90 2.016 26/26 95 2.128 27.72 100 2.240 29.18 MT9V131 CRA Design CRA (deg) Image Height (%) Image He ight (%) Figure 15. Chief Ray Angle (CRA) vs. Image Height www.onsemi.com 12 MT9V131 APPENDIX A - SENSOR TIMING ... FRAME_VALID ... LINE_VALID P1 Number of master clocks NOTE: A ... Q A Q A P2 The signals in Figure 16 are defined in Table 9. Figure 16. Row Timing and FRAME_VALID/LINE_VALID Signals Table 9. FRAME TIME Parameter Name A Active Data Time P1 Default Timing At 12 MHz Equation (Master Clocks) (R0x04 - 7) x 2 = 1,280 pixel clocks = 1,280 master clocks = 106.7 s Frame Start Blanking (R0x05 + 112) x 2 = 300 pixel clocks = 300 master clocks = 25.0 s P2 Frame End Blanking 14 CLKS = 14 pixel clocks = 14 master clocks = 1.17 s Q Horizontal Blanking (R0x05 + 121) x 2 (MIN R0x05 value = 9) = 318 pixel clocks = 318 master clocks = 26.5 s A+Q Row Time (R0x04 + R0x05 +114) x 2 = 1,598 pixel clocks = 1,598 master clocks = 133.2 s V Vertical Blanking (R0x06 + 9) x (A + Q) + (Q - P1 - P2) = 20,778 pixel clocks = 20,778 master clocks = 1.73 ms Nrows x (A + Q) Frame Valid Time (R0x03 - 7) x (A + Q) - (Q - P1 - P2) = 767,036 pixel clocks = 767,036 master clocks = 63.92 ms F Total Frame Time (R0x03 + R0x06 + 2) x (A + Q) = 787,814 pixel clocks = 787,814 master clocks = 65.65 ms 1. In order to avoid flicker, frame time is 65.65 ms. blanking rows (R0x03 + 1 + R0x06 + 1). If this is not the case, the number of integration rows must be used instead to determine the frame time, as shown in Table 10. Sensor timing is shown above in terms of master clock cycle. The vertical blanking and total frame time equations assume that the number of integration rows (bits 11 through 0 of R0x09) is less than the number of active row plus Table 10. FRAME TIME - LARGER THAN ONE FRAME Parameter Name V' Vertical Blanking (Long Integration Time) (R0x09 - R0x03) x (A + Q) Equation (Master Clocks) - F' Total Frame Time (Long Integration Time) (R0x09 + 1) x (A + Q) - www.onsemi.com 13 Default Timing MT9V131 SERIAL BUS DESCRIPTION Registers are written to and read from the MT9V131 through the two-wire serial interface bus. The sensor is a serial interface slave and is controlled by the serial clock (SCLK), which is driven by the serial interface master. Data is transferred into and out of the MT9V131 through the serial data (SDATA) line. The SDATA line is pulled up to 2.8 V off-chip by a 1.5 K resistor. Either the slave or master device can pull the SDATA line down--the serial interface protocol determines which device is allowed to pull the SDATA line down at any given time. The registers are 16 bits wide and can be accessed through 16-bit or 8-bit two-wire serial bus sequences. clocks out the register data 8 bits at a time. The master sends an acknowledge bit after each 8-bit transfer. The register address is auto-incremented after every 16 bits is transferred. The data transfer is stopped when the master sends a no-acknowledge bit. The MT9V131 allows for 8-bit data transfers through the two-wire serial interface by writing (or reading) the most significant 8 bits to the register and then writing (or reading) the least significant 8 bits to R0x7F (127). Bus Idle State The bus is idle when both the data and clock lines are HIGH. Control of the bus is initiated with a start bit, and the bus is released with a stop bit. Only the master can generate the start and stop bits. Protocol The two-wire serial interface defines several different transmission codes, as follows: * a start bit * the slave device eight-bit address. SADDR is used to select between two different addresses in case of conflict with another device. If SADDR is LOW, the slave address is 0x90; if SADDR is HIGH, the slave address is 0xB8. * an acknowledge or a no-acknowledge bit * an 8-bit message * a stop bit Start Bit The start bit is defined as a HIGH-to-LOW transition of the data line while the clock line is HIGH. Stop Bit The stop bit is defined as a LOW-to-HIGH transition of the data line while the clock line is HIGH. Slave Address The 8-bit address of a two-wire serial interface device consists of 7 bits of address and 1 bit of direction. A "0" in the least significant bit (LSB) of the address indicates write mode, and a "1" indicates read mode. The write address of the sensor is 0xB8, while the read address is 0xB9; this only applies when SADDR is set HIGH. Sequence A typical read or write sequence begins by the master sending a start bit. After the start bit, the master sends the slave device's 8-bit address. The last bit of the address determines if the request will be a read or a write, where a "0" indicates a write and a "1" indicates a read. The slave device acknowledges its address by sending an acknowledge bit back to the master. If the request was a write, the master then transfers the 8-bit register address to which a write should take place. The slave sends an acknowledge bit to indicate that the register address has been received. The master then transfers the data 8 bits at a time, with the slave sending an acknowledge bit after each 8 bits. The MT9V131 uses 16-bit data for its internal registers, thus requiring two 8-bit transfers to write to one register. After 16 bits are transferred, the register address is automatically incremented, so that the next 16 bits are written to the next register address. The master stops writing by sending a start or stop bit. A typical read sequence is executed as follows. First the master sends the write-mode slave address and 8-bit register address, just as in the write request. The master then sends a start bit and the read-mode slave address. The master then Data Bit Transfer One data bit is transferred during each clock pulse. The serial interface clock pulse is provided by the master. The data must be stable during the HIGH period of the serial clock - it can only change when the two-wire serial interface clock is LOW. Data is transferred 8 bits at a time, followed by an acknowledge bit. Acknowledge Bit The master generates the acknowledge clock pulse. The transmitter (which is the master when writing, or the slave when reading) releases the data line, and the receiver indicates an acknowledge bit by pulling the data line LOW during the acknowledge clock pulse. No-Acknowledge Bit The no-acknowledge bit is generated when the data line is not pulled down by the receiver during the acknowledge clock pulse. A no-acknowledge bit is used to terminate a read sequence. www.onsemi.com 14 MT9V131 TWO-WIRE SERIAL INTERFACE SAMPLE WRITE AND READ SEQUENCES (WITH SADDR = 1) 16-Bit Write Sequence A typical write sequence for writing 16 bits to a register is shown in Figure 17. A start bit given by the master, followed by the write address, starts the sequence. The image sensor will then give an acknowledge bit and expects the register address to come first, followed by the 16-bit data. After each 8-bits, the image sensor will give an acknowledge bit. All 16 bits must be written before the register will be updated. After 16 bits are transferred, the register address is automatically incremented, so that the next 16 bits are written to the next register. The master stops writing by sending a start or stop bit. SCLK SDATA R0x09 0xB8 ADDR START 0xB9 ADDR ACK ACK 1000 0100 0000 0010 ACK ACK STOP NACK Figure 17. Timing Diagram Showing a Write to R0x09 with Value 0x0284 16-Bit Read Sequence clocks out the register data 8 bits at a time. The master sends an acknowledge bit after each 8-bit transfer. The register address is auto-incremented after every 16 bits is transferred. The data transfer is stopped when the master sends a no-acknowledge bit. A typical read sequence is shown in Figure 18. First the master has to write the register address, as in a write sequence. Then a start bit and the read address specifies that a read is about to happen from the register. The master then SCLK SDATA R0x09 0xB8 ADDR START 0xB9 ADDR ACK ACK 1000 0100 0000 0010 ACK ACK STOP NACK Figure 18. Timing Diagram Showing a Read from R0x09; Returned Value 0x0284 8-Bit Write Sequence first writing the upper 8 bits to the desired register and then writing the lower 8 bits to the special register address (R0x7F). The register is not updated until all 16 bits have been written. It is not possible to just update half of a register. In Figure 19, a typical sequence for 8-bit writing is shown. The second byte is written to the special register (R0x7F). All registers in the camera are treated and accessed as 16-bit, even when some registers do not have all 16-bits used. However, certain hosts only support 8-bit serial communication access. The camera provides a special accommodation for these hosts. To be able to write one byte at a time to the register a special register address is added. The 8-bit write is done by SCLK SDATA 0xB8 ADDR START 0000 0010 R0x09 ACK ACK 0xB8 ADDR ACK START 1000 0100 R0x7F STOP ACK ACK ACK Figure 19. Timing Diagram Showing a Bytewise Write to R0x09 with Value 0x0284 8-Bit Read Sequence special register (R0x7F) the lower 8 bits are accessed, as shown in Figure 20 The master sets the no-acknowledge bits. To read 1 byte at a time, the same special register address is used for the lower byte. The upper 8 bits are read from the desired register. By following this with a read from the www.onsemi.com 15 MT9V131 SCLK SDATA 0xB8 ADDR 0xB9 ADDR R0x09 0000 0010 START START ACK ACK NACK ACK SCLK SDATA 0xB8 ADDR 1000 0100 0xB9 ADDR R0x7F STOP START START ACK ACK ACK NACK Figure 20. Timing Diagram Showing a Bytewise Read from R0x09; Returned Value 0x0284 Two-Wire Serial Bus Timing The two-wire serial interface operation requires a certain minimum of master clock cycles between transitions. These are specified below in master clock cycles. 5 4 SCLK SDATA Figure 21. Serial Host Interface Start Condition Timing 5 4 SCLK SDATA NOTE: All timing are in units of master clock cycle. Figure 22. Serial Host Interface Stop Condition Timing www.onsemi.com 16 MT9V131 4 4 SCLK SDATA NOTE: SDATA is driven by an off-chip transmitter. Figure 23. Serial Host Interface Data Timing for WRITE 5 SCLK SDATA NOTE: SDATA is pulled LOW by the sensor, or allowed to be pulled HIGH by a pull-up resistor off-chip. Figure 24. Serial Host Interface Data Timing for READ 3 6 SCLK Sensor pulls down SDATA pin SDATA Figure 25. Acknowledge Signal Timing After an 8-Bit WRITE to the Sensor 7 6 SCLK SDATA NOTE: Sensor tri-states S DATA pin (turns off pull down) After a READ, the master receiver must pull down SDATA to acknowledge receipt of data bits. When read sequence is complete, the master must generate a "No Acknowledge" by leaving SDATA to float HIGH. On the following cycle, a start or stop bit may be used. Figure 26. Acknowledge Signal Timing After an 8-Bit READ from the Sensor www.onsemi.com 17 MT9V131 APPENDIX B - OVERVIEW OF PROGRAMMING Default Sensor Configuration In its default configuration, the sensor outputs up to 15 fps at 12 MHz master clock frequency. Auto exposure, automatic white balance, 60 Hz flicker avoidance, defect correction, and automatic noise suppression in low-light conditions are enabled. The frame rate is controlled by AE and can be slowed down to 5 fps in low light. Lens shading correction is disabled. Gamma correction uses gamma = 0.6. Image data are output in progressive YCbCr ITU_R.BT.656 VGA format, with Y, Cb, and Cr values ranging from 16 to 240. Table 11. NON-DEFAULT REGISTER SETTINGS OPTIMIZING 15 FPS AT 12 MHZ OPERATION Core: R0x5 = 0x2E, R0x7[4] = 0, R0x21 = 0xE401, R0x2F = 0xF7B6 IFP: R0x33 = 0x1411, R0x38 = 0x878, R0x39 = 0x122, R0x3B = 0x42C, R0x3E = 0xFFF, R0x40 = 0x0E10, R0x41 = 0x1417, R0x42 = 0x1213, R0x43 = 0x1112, R0x44 = 0x7110, R0x45 = 0x7473 1. Non-default register settings required for an optimal 30 fps, 27 MHz operation are shown in Table 12. Table 12. NON-DEFAULT REGISTER SETTINGS OPTIMIZING 30 FPS AT 27 MHZ OPERATION Core: R0x05 = 0x84, R0x06 = 0xA, R0x07[4] = 0, R0x21 = 0xE401 R0x33 = 0x1411, R0x39 = 0x122, R0x3B = 0x42C, R0x3E = 0xFFF, R0x59 = 0x1F8, R0x5A = 0x25D, R0x 5C = 0x201E, R0x5D = 0x2725, R0x64 = 0x117D IFP: 1. To obtain register settings for other frame rates and clock speeds, contact a ON Semiconductor FAE. Auto Exposure Target image brightness and accuracy of AE are set by IFP R0x2E[7:0] and R0x2E[15:8], respectively. For example, to overexpose images, set IFP R0x2E[7:0] = 0x78. To change image brightness on LCD in RGB preview mode, use IFP R0x34[15:8]. AE logic can be programmed to keep the frame rate constant or vary it within certain range, by writing to IFP R0x37[9:5] one of the values tabulated in Table 13. Current and time-averaged luma values can be read in IFP R0x4C and R0x4D, respectively. Table 13. RELATION BETWEEN IFP R0X37[9:5] SETTING AND FRAME RATE RANGE Minimum Frame Rate Maximum Frame Rate = 15 fps Maximum Frame Rate = 30 fps 30 fps N/A 4 15 fps 8 8 7.5 fps 16 16 5 fps 24 24 upper limit in IFP R0x25[14:8] and lower limit in IFP R0x25[6:0]. The speed of AE is set using IFP R0x2F. The speed should be higher for preview modes and lower for video output to avoid sudden changes in brightness between frames. Auto exposure is disabled by setting IFP R0x06[14] = 0. When AE, AWB, and flicker avoidance are all disabled (IFP R0x06[14] = 0, IFP R0x06[1] = 0, and IFP R8[11] = 0), exposure and analog gains can be adjusted manually (see core registers R0x09, R0x0C, and R0x2B through R0x2E). Flicker Avoidance Use IFP R0x5B to choose automatic/manual, 50 Hz/60 Hz flicker avoidance and IFP R0x08[11] = 0 to disable this feature. Flash For flash programming, see IFP R0x98 description. Automatic White Balance AWB can be disabled by setting IFP R0x06[1] = 0. Use IFP R0x25[2:0] and R0x25[6:3] to speed up AWB response. Note that speeding AWB up may result in color oscillation. If necessary, AWB range can be restricted by changing the Decimation, Zoom, and Pan For output decimation programming, see IFP R0xA5 description. Table 14 provides some examples. www.onsemi.com 18 MT9V131 Table 14. DECIMATION, ZOOM, AND PAN CIF Output (Correct Aspect Ratio) QVGA Output 2:1 Zoom R0xA5 26 160 0 R0xA6 586 320 640 R0xA7 352 320 320 R0xA8 0 120 0 R0xA9 480 240 480 R0xAA 288 240 240 IFP Registers QVGA Output 1:1 Zoom 1. For fixed 2x upsize zoom, set core R0x1E[0] = 1. Interpolation Test Pattern Use IFP R0x05[2:0] to adjust image sharpness. By default, sharpness is automatically reduced in low-light conditions (see IFP R0x5[3]). For 565RGB 16-bit capture, set IFP R0x06[12] = 0 and IFP R0x05[3] = 0 to avoid contouring. See IFP R0x48 and IFP R0x35[5:3] description. Gamma Correction See Table 15 and Table 16 for register settings required to setup non-default gamma correction. Note that these settings determine output signal range. Use YCbCr settings with ITU_R BTU-compatible devices. Use YUV settings for JPEG capture and RGB preview; switching to YUV mode requires setting IFP R0x34 = 0 and IFP R0x35 = 0xFF01. Special Effects To switch from color to gray scale output, set IFP R0x08[5] = 1. Image Mirroring To mirror images horizontally, set core R0x20[14] = 1 and IFP R0x08[0] = 1. To flip images vertically, set core R0x20[15] = 1 and IFP R0x08[1] = 1. Table 15. YCbCr SETTINGS 0.6 (Default) 0.7 0x2318 0x1E14 0x150D 0x804 0x4C34 0x452D 0x3923 0x2010 0x8669 0x785D 0x6040 0.45 0.5 IFP R0x53 0x3224 0x2A1D IFP R0x54 0x5D44 0x543B IFP R0x55 0x987F 0x9277 0x8C70 IFP R0x56 0xC0AE 0xBDA9 0xBAA4 0xB7A0 0xB097 0xA080 IFP R0x57 0xE0D0 0xE0CF 0xE0CD 0xE0CC 0xE0C9 0xE0C0 0.6 0.7 1.0 Gamma 0.55 1.0 Table 16. YUV SETTINGS Gamma 0.45 0.5 0.55 IFP R0x53 0x3829 0x3021 0x281B 0x2216 0x180F 0x0904 IFP R0x54 0x3021 0x6043 0x573B 0x4F34 0x4128 0x2412 IFP R0x55 0xAD90 0xA687 0x9F7F 0x9877 0x8C69 0x6C48 IFP R0x56 0xDAC5 0xD6C0 0xD3BA 0xCFB5 0xC8AB 0xB591 IFP R0x57 0xFEEC 0xFEEB 0xFEE9 0xFEE7 0xFEE4 0xFED9 www.onsemi.com 19 MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS CLCC48 11.43x11.43 CASE 848AQ ISSUE A DATE 25 MAR 2020 GENERIC MARKING DIAGRAM* ZZZ XXXX YY WW = Lot Traceability = Specific Device Code = Year = Work Week *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "G", may or may not be present. Some products may not follow the Generic Marking. DOCUMENT NUMBER: DESCRIPTION: 98AON94049F CLCC48 11.43x11.43 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. PAGE 1 OF 1 ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others. (c) Semiconductor Components Industries, LLC, 2018 www.onsemi.com ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com ON Semiconductor Website: www.onsemi.com TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 www.onsemi.com 1 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative