MAX9718/MAX9719
Input Filter
The fully differential amplifier inputs can be biased at
voltages other than midsupply. The common-mode
feedback circuit adjusts for input bias, ensuring the
outputs are still biased at midsupply. Input capacitors
are not required as long as the common-mode input
voltage is within the specified range listed in the
Electrical Characteristics
table.
If input capacitors are used, input capacitor CIN, in
conjunction with RIN, forms a highpass filter that
removes the DC bias from an incoming signal. The AC-
coupling capacitor allows the amplifier to bias the sig-
nal to an optimum DC level. Assuming zero-source
impedance, the -3dB point of the highpass filter is
given by:
Setting f-3dB too high affects the low-frequency
response of the amplifier. Use capacitors with
dielectrics that have low-voltage coefficients, such as
tantalum or aluminum electrolytic. Capacitors with high-
voltage coefficients, such as ceramics, can increase
distortion at low frequencies.
BIAS Capacitor
BIAS is the output of the internally generated VCC/2
bias voltage. The BIAS bypass capacitor, CBIAS,
improves PSRR and THD+N by reducing power supply
and other noise sources at the common-mode bias
node, and also generates the clickless/popless startup
DC bias waveform for the speaker amplifiers. Bypass
BIAS with a 0.1µF capacitor to GND. Larger values of
CBIAS (up to 1µF) improve PSRR, but slow down
tON/tOFF times. A 1µF CBIAS capacitor slows turn-on
and turn-off times by 10 and improves PSRR by 20dB
(at 1kHz). Do not connect external loads to BIAS.
Supply Bypassing
Proper power-supply bypassing ensures low-noise,
low-distortion performance. Connect a 1µF ceramic
capacitor from VCC to GND. Add additional bulk
capacitance as required by the application. Locate the
bypass capacitor as close to the device as possible.
Layout and Grounding
Good PC board layout is essential for optimizing perfor-
mance. Use large traces for the power-supply inputs and
amplifier outputs to minimize losses due to parasitic trace
resistance and route heat away from the device. Good
grounding improves audio performance, minimizes
crosstalk between channels, and prevents any digital
switching noise from coupling into the audio signal.
The MAX9718/MAX9719 TDFN, TQFN, TSSOP, and
µMAX packages feature exposed thermal pads on their
undersides. This pad lowers the thermal resistance of the
package by providing a direct-heat conduction path
from the die to the PC board. Connect the exposed pad
to the ground plane using multiple vias, if required.
UCSP Applications Information
For the latest application details on UCSP construction,
dimensions, tape carrier information, PC board tech-
niques, bump-pad layout, and recommended reflow tem-
perature profile, as well as the latest information on
reliability testing results, refer to the Application Note
1891:
Wafer-Level Packaging (WLP) and Its Applications
.