HEXFET® Power MOSFET
PD - 91247D
lGeneration V Technology
lUltra Low On-Resistance
lP-Channel Mosfet
lSurface Mount
lAvailable in Tape & Reel
lDynamic dv/dt Rating
lFast Switching
Description
Fifth Generation HEXFETs from International Rectifier
utilize advanced processing techniques to achieve
the lowest possible on-resistance per silicon area.
This benefit, combined with the fast switching speed
and ruggedized device design that HEXFET Power
MOSFETs are well known for, provides the designer
with an extremely efficient device for use in a wide
variety of applications.
The SO-8 has been modified through a customized
leadframe for enhanced thermal characteristics and
multiple-die capability making it ideal in a variety of
power applications. With these improvements,
multiple devices can be used in an application with
dramatically reduced board space. The package is
designed for vapor phase, infra red, or wave soldering
techniques. Power dissipation of greater than 0.8W
is possible in a typical PCB mount application.
IRF7406
SO-8
Top View
8
1
2
3
45
6
7
D
D
DG
S
A
D
S
S
VDSS = -30V
RDS(on) = 0.045
Parameter Max. Units
ID @ TA = 25°C 10 Sec. Pulsed Drain Current, VGS @ -10V -6.7
ID @ TA = 25°C Continuous Drain Current, VGS @ -10V -5.8
ID @ TA = 70°C Continuous Drain Current, VGS @ -10V -3.7
IDM Pulsed Drain Current -23
PD @TA = 25°C Power Dissipation 2.5 W
Linear Derating Factor 0.02 W/°C
VGS Gate-to-Source Voltage ± 20 V
dv/dt Peak Diode Recovery dv/dt -5.0 V/ns
TJ, TSTG Junction and Storage Temperature Range -55 to + 150 °C
Absolute Maximum Ratings
A
06/12/03
Thermal Resistance Ratings
Parameter Typ. Max. Units
RθJA Maximum Junction-to-Ambient 50 °C/W
www.irf.com 1
IRF7406
2 www.irf.com
Parameter Min. Typ. Max. Units Conditions
V(BR)DSS Drain-to-Source Breakdown Voltage -30   V VGS = 0V, ID = -250µA
V(BR)DSS/TJBreakdown Voltage Temp. Coefficient  -0.020  V/°C Reference to 25°C, ID = -1mA
  0.045 VGS = -10V, ID = -2.8A
  0.070 VGS = -4.5V, ID = -2.4A
VGS(th) Gate Threshold Voltage -1.0   V VDS = VGS, ID = -250µA
gfs Forward Transconductance 3.1   S VDS = -15V, ID = -2.8A
  -1.0 VDS = -24V, VGS = 0V
  -25 VDS = -24V, VGS = 0V, TJ = 125°C
Gate-to-Source Forward Leakage   -100 VGS = -20V
Gate-to-Source Reverse Leakage   100 VGS = 20V
QgTotal Gate Charge   59 ID = -2.8A
Qgs Gate-to-Source Charge   5.7 nC VDS = -2.4V
Qgd Gate-to-Drain ("Miller") Charge   21 VGS = -10V, See Fig. 6 and 12
td(on) Turn-On Delay Time  16  VDD = -15V
trRise Time  33  ID = -2.8A
td(off) Turn-Off Delay Time  45  RG = 6.0
tfFall Time  47  RD = 5.3Ω, See Fig. 10
Between lead tip
and center of die contact
Ciss Input Capacitance  1100  VGS = 0V
Coss Output Capacitance  490  pF VDS = -25V
Crss Reverse Transfer Capacitance  220   = 1.0MHz, See Fig. 5
Notes:
Parameter Min. Typ. Max. Units Conditions
I
SContinuous Source Current MOSFET symbol
(Body Diode) showing the
ISM Pulsed Source Current integral reverse
(Body Diode) p-n junction diode.
VSD Diode Forward Voltage   -1.0 V TJ = 25°C, IS = -2.0A, VGS = 0V
trr Reverse Recovery Time  42 63 ns TJ = 25°C, IF = -2.8A
Qrr Reverse Recovery Charge  64 96 nC di/dt = 100A/µs
ton Forward Turn-On Time
Repetitive rating; pulse width limited by
max. junction temperature. ( See fig. 11 )
ISD -2.8A, di/dt 90A/µs, VDD V(BR)DSS,
TJ 150°C
Pulse width 300µs; duty cycle 2%.
Source-Drain Ratings and Characteristics
Electrical Characteristics @ TJ = 25°C (unless otherwise specified)
Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)
  -23
  -3.1
A
IGSS
IDSS Drain-to-Source Leakage Current
LSInternal Source Inductance  4.0 
LDInternal Drain Inductance  2.5 
nH
ns
nA
µA
RDS(ON) Static Drain-to-Source On-Resistance
S
D
G
S
D
G
Surface mounted on FR-4 board, t 10sec.
IRF7406
www.irf.com 3
Fig 3. Typical Transfer Characteristics Fig 4. Normalized On-Resistance
Vs. Temperature
Fig 1. Typical Output Characteristics Fig 2. Typical Output Characteristics
1
10
100
1000
0.1 1 10 100
D
DS
A
-I , Drain-t o-Source Current (A)
-V , Drain-to-Source Voltag e (V)
VGS
TOP - 15V
- 10V
- 8.0V
- 7.0V
- 6.0V
- 5.5V
- 5.0V
BOTTOM - 4.5V
-4.5V
20µs PULS E WIDT H
T = 25°C
J
1
10
100
1000
0.1 1 10 100
D
DS
20µs PU LSE WIDTH
T = 150°C
A
-I , Drain-to-Source Current (A)
-V , Drain-to-Source Voltage (V)
VGS
TOP - 15V
- 10V
- 8.0V
- 7.0V
- 6.0V
- 5.5V
- 5.0V
BOTTOM - 4.5V
-4.5V
J
10
100
1000
45678910
T = 25°C
T = 1 50°C
J
J
GS
D
A
-I , Drain-to-Source Current (A)
-V , Gate-to- Source Voltage (V)
V = -15V
20µ s PULSE WIDTH
DS
0.0
0.5
1.0
1.5
2.0
-60 -40 -20 0 20 40 60 80 100 120 140 160
J
T , Junction Temperature (°C)
R , Drain-to-Source On Resistance
DS(on)
(Normalized)
A
V = -10V
GS
I = -4.7A
D
IRF7406
4 www.irf.com
1
10
100
0.1 1 10 100
OPERATIO N IN THIS AREA LIMITED
BY RDS(on)
Single Pulse
T
T = 150 C
= 25 C
°°
J
A
-V , Drain-to-Source Voltage (V)
-I , Drain Current (A)I , Drain Current (A)
DS
D
100us
1ms
10ms
Fig 7. Typical Source-Drain Diode
Forward Voltage
Fig 8. Maximum Safe Operating Area
Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage
Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage
0
500
1000
1500
2000
2500
1 10 100
C , Capacitance (p F)
A
DS
-V , Drain-to-Sou rce Vo ltag e (V)
V = 0V, f = 1MHz
C = C + C , C SHORTED
C = C
C = C + C
GS
iss gs gd ds
rss gd
oss ds gd
C
iss
C
rss
C
oss
0
4
8
12
16
20
0204060
G
GS
A
FOR TEST CIRCUIT
SEE FIGURE 12
-V , Gate-to-Source Voltage (V)
Q , Total Gate Ch arge (nC)
I = -2.8A
V = -24V
D
DS
0.1
1
10
100
0.3 0.6 0.9 1.2
T = 25°C
T = 150°C
J
J
V = 0V
GS
SD
SD
A
-I , Reverse Drain Current (A)
-V , Source-to-Drain Voltage (V)
IRF7406
www.irf.com 5
+
-
Fig 10a. Switching Time Test Circuit
VDS
90%
10%
VGS t
d(on)
t
r
t
d(off)
t
f
VDS
Pulse Width 1 µs
Duty Factor 0.1 %
Fig 9. Maximum Drain Current Vs.
Ambient Temperature
Fig 10b. Switching Time Waveforms
RD
VGS
VDD
RG
D.U.T.
Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient
-10V
0.1
1
10
100
0.0001 0.001 0.01 0.1 1 10 100
Notes:
1. D u ty fa c to r D = t / t
2. Peak T =P x Z + T
1 2
JDM thJA A
P
t
t
DM
1
2
t , R ecta ngular P ulse D ur ation (s ec)
Thermal Response (Z )
1
thJA
0.01
0.02
0.05
0.10
0.20
D = 0.50
SINGLE PULSE
(THERMAL RESPONSE)
25 50 75 100 125 150
0.0
1.0
2.0
3.0
4.0
5.0
6.0
T , Case Temperature ( C)
-I , Drain Current (A)
°
C
D
IRF7406
6 www.irf.com
Fig 12a. Basic Gate Charge Waveform Fig 12b. Gate Charge Test Circuit
Q
G
Q
GS
Q
GD
V
G
Charge
D.U.T. V
DS
I
D
I
G
-3mA
V
GS
.3µF
50K
.2µF
12V
Current Regulator
Same Type as D.U.T.
Current Sampling Resistors
+
-
-10V
IRF7406
www.irf.com 7
P.W. Period
di/dt
Diode Recovery
dv/dt
Ripple 5%
Body Diode Forward Drop
Re-Applied
Voltage
Reverse
Recovery
Current Body Diode Forward
Current
V
GS
=10V
V
DD
I
SD
Driver Gate Drive
D.U.T. I
SD
Waveform
D.U.T. V
DS
Waveform
Inductor Curent
D = P.W.
Period
+
-
+
+
+
-
-
-
RG
VDD
dv/dt controlled by RG
ISD controlled by Duty Factor "D"
D.U.T. - Device Under Test
D.U.T Circuit Layout Considerations
Low Stray Inductance
Ground Plane
Low Leakage Inductance
Current Transformer
* Reverse Polarity for P-Channel
** Use P-Channel Driver for P-Channel Measurements
*
VGS*
**
Peak Diode Recovery dv/dt Test Circuit
[ ]
[ ]
*** VGS = 5.0V for Logic Level and 3V Drive Devices
[ ] ***
Fig 13. For P-Channel HEXFETS
IRF7406
8 www.irf.com
IRF7406
Package Outline
SO-8 Outline
Dimensions are shown in millimeters (inches)
SO-8
Part Marking Information
K x 45°
C
8X
L
8X
θ
H
0.25 (.010) M A M
A
0.10 (.004)
B 8X
0.25 (.010) M C A S B S
- C -
6X
e
- B -
D
E
- A -
8 7 6 5
1 2 3 4
5
6
5
RECOMMENDED FOOTPRINT
0.72 (.028 )
8X
1.78 (.070)
8X
6.46 ( .255 )
1.27 ( .050 )
3X
DIM INCHES MILLIMETERS
MIN MAX MIN MAX
A .0532 .0688 1.35 1.75
A1 .0040 .0098 0.10 0.25
B .014 .018 0.36 0.46
C .0075 .0098 0.19 0.25
D .189 .196 4.80 4.98
E .150 .157 3.81 3.99
e .050 BASIC 1.27 BASIC
e1 .025 BASIC 0.635 BASIC
H .2284 .2440 5.80 6.20
K .011 .019 0.28 0.48
L 0.16 .050 0.41 1.27
θ
0° 8° 0° 8°
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.
2. CONTROLLING DIMENSION : INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.
DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS
MOLD PROTRUSIONS NOT TO EXCEED 0.25 (.006).
DIMENSIONS IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE..
5
6
A1
e1
EXAMPLE: THIS IS AN IRF7101 (MOSFET)
INTERNATIONAL
RECTIFIER
LOGO
F7101
YWW
XXXX
PART NUMBER
LOT CODE
WW = WE E K
Y = LAST DIGIT OF THE YEAR
DAT E CODE (YWW)
IRF7406
www.irf.com 9
Tape & Reel Information
SO-8
Dimensions are shown in millimeters (inches)
4.10 (.161)
3.90 (.154)
1.60 (.062)
1.50 (.059)
1.85 (.072)
1.65 (.065)
5.30 (.208)
5.10 (.201)
5.55 (. 218)
5.45 (. 215)
2.60 (. 102)
1.50 (. 059)
6.50 (. 255)
6.30 (. 248)
8.10 (. 318)
7.90 (. 311)
FEE D DI RECTION
TERMINATION
NUMBER 1
2.05 (.080)
1.95 (.077)
0.35 (.013)
0.25 (.010)
12.30 (.484)
11.70 (.461)
2.20 (. 086)
2.00 (. 079)
15.40 (.607)
11.90 (.469)
2
50.00
(1.969)
MIN.
18. 4 0 (.7 24 )
MA X 3
14.40 (.566)
12.40 (.448)
3
330.00
(13.000)
MAX.
13.20 (.519)
12.80 (.504)
NOTES:
1 CONFORMS TO EIA-481-1
2 INC LUD ES FLAN GE DISTORTION @ OUTER EDGE
3 DIMENS I ONS MEASURED @ HUB
4 CONTROLLI NG DIMEN SION : METRIC
1
Data and specifications subject to change without notice.
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information. 06/03