NT5DS128M4CS-5T - Nanya Technology Corporation

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Features

• DDR 512M bit, Die C, based on 90nm design rules

• Double data rate architecture: two data transfers per

clock cycle

• Bidirectional data strobe (DQS) is transmitted and

received with data, to be used in capturing data at the

receiver

• DQS is edge-aligned with data for reads and is center-

aligned with data for writes

• Differential clock inputs (CK and CK)

• Four internal banks for concurrent operation

• Data mask (DM) for write data

• Support industrial grade (-6KI/-5TI)

• DLL aligns DQ and DQS transitions with CK transitions

• Commands entered on each positive CK edge; data and

data mask referenced to both edges of DQS

• Burst lengths: 2, 4, or 8

• CAS Latency: 2.5, 3

• Auto Precharge option for each burst access

• Auto Refresh and Self Refresh Modes

• 7.8µs Maximum Average Periodic Refresh Interval

• 2.5V (SSTL_2 compatible) I/O

• VDD = VDDQ = 2.6V ± 0.1V (DDR400)

• VDD = VDDQ = 2.5V ± 0.2V (DDR333)

• HSF (Hazardous Substances Free) compliance

Description

Die C of 512Mb SDRAM devices based using DDR interface.

They are all based on Nanya’s 90 nm design process.

The 512Mb DDR SDRAM is a high-speed CMOS, dynamic

random-access memory containing 536,870,912 bits. It is

internally configured as a quad-bank DRAM.

The 512Mb DDR SDRAM uses a double-data-rate architec-

ture to achieve high-speed operation. The double data rate

architecture is essentially a 2n prefetch architecture with an

interface designed to transfer two data words per clock cycle

at the I/O pins. A single read or write access for the 512Mb

DDR SDRAM effectively consists of a single 2n-bit wide, one

clock cycle data transfer at the internal DRAM core and two

corresponding n-bit wide, one-half-clock-cycle data transfers

at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally,

along with data, for use in data capture at the receiver. DQS

is a strobe transmitted by the DDR SDRAM during Reads

and by the memory controller during Writes. DQS is edge-

aligned with data for Reads and center-aligned with data for

Writes.

The 512Mb DDR SDRAM operates from a differential clock

(CK and CK; the crossing of CK going high and CK going

LOW is referred to as the positive edge of CK). Commands

(address and control signals) are registered at every positive

edge of CK. Input data is registered on both edges of DQS,

and output data is referenced to both edges of DQS, as well

as to both edges of CK.

Read and write accesses to the DDR SDRAM are burst ori-

ented; accesses start at a selected location and continue for

a programmed number of locations in a programmed

sequence. Accesses begin with the registration of an Active

command, which is then followed by a Read or Write com-

mand. The address bits registered coincident with the Active

command are used to select the bank and row to be

accessed. The address bits registered coincident with the

Read or Write command are used to select the bank and the

starting column location for the burst access.

The DDR SDRAM provides for programmable Read or Write

burst lengths of 2, 4, or 8 locations. An Auto Precharge func-

tion may be enabled to provide a self-timed row precharge

that is initiated at the end of the burst access.

As with standard SDRAMs, the pipelined, multibank architec-

ture of DDR SDRAMs allows for concurrent operation,

thereby providing high effective bandwidth by hiding row pre-

charge and activation time.

An auto refresh mode is provided along with a power-saving

Power Down mode. All inputs are compatible with the JEDEC

Standard for SSTL_2. All outputs are SSTL_2, Class II com-

patible.

The functionality described and the timing specifications

included in this data sheet are for the DLL Enabled mode of

operation.

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Ordering Information

Org. Part Number Package

Speed

Comments

Clock (MHz) CL-tRCD-tRP

STANDARD GRADE

128M x 4

NT5DS128M4CS-5T

66 pin TSOP-II

200 3-3-3 DDR400

NT5DS128M4CS-6K 166 2.5-3-3 DDR333

64M x 8

NT5DS64M8CS-5T 200 3-3-3 DDR400

NT5DS64M8CS-6K 166 2.5-3-3 DDR333

NT5DS64M8CG-5T 60ball BGA

0.8mmx1.0mm

Pitch

200 3-3-3 DDR400

NT5DS64M8CG-6K 166 2.5-3-3 DDR333

32M x 16

NT5DS32M16CS-5T

66 pin TSOP-II

200 3-3-3 DDR400

NT5DS32M16CS-6K 166 2.5-3-3 DDR333

INDUSTRIAL GRADE

64M x 8

NT5DS64M8CS-5TI

66 pin TSOP-II

200 3-3-3 DDR400

NT5DS64M8CS-6KI 166 2.5-3-3 DDR333

32Mx16

NT5DS32M16CS-5TI 200 3-3-3 DDR400

NT5DS32M16CS-6KI 166 2.5-3-3 DDR333

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Pin Configuration - 400mil TSOP II (x4 / x8 / x16)

VDD

DQ0

VDDQ

DQ1

VSSQ

VDDQ

DQ3

VSSQ

DQ2

VDDQ

VDD

CAS

RAS

BA0

BA1

VSS

DQ7

VSSQ

DQ6

VDDQ

VSSQ

DQ4

VDDQ

DQ5

VSSQ

DQS

VREF

VSS

DM*

CKE

A12

A11

VDD

VDDQ

DQ0

VSSQ

VDDQ

DQ1

VSSQ

VDDQ

VDD

CAS

RAS

BA0

BA1

VSS

VSSQ

DQ3

VDDQ

VSSQ

DQ2

VDDQ

VSSQ

DQS

VREF

VSS

DM*

CKE

A12

A11

A10/AP

VDD

A10/AP

VDD

VSS

Column Address Table

Organization Column Address

128Mb x 4 A0-A9, A11, A12

64Mb x 8 A0-A9, A11

32Mb x 16 A0-A9

*DM is internally loaded to match DQ and DQS identically.

128Mb x 4

64Mb x 8

66-pin Plastic TSOP-II 400mil

32Mb x 16

VDD

DQ0

VDDQ

DQ1

DQ2

VSSQ

VDDQ

DQ5

DQ6

VSSQ

DQ7

DQ3

DQ4

VDDQ

LDQS

VDD

LDM*

CAS

RAS

BA0

BA1

A10/AP

VDD

VSS

DQ15

VSSQ

DQ14

DQ13

VDDQ

VSSQ

DQ10

DQ9

VDDQ

DQ8

DQ12

DQ11

VSSQ

UDQS

VREF

VSS

UDM*

CKE

A12

A11

VSS

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Pin Configuration - 60 balls 0.8mmx1.0mm Pitch CSP Package

See the balls through the package.

128 X 4

VSSQ

VREF

VDDQ

VSSQ

VDDQ

VSSQ

VSS

CLK

A12

A11

VSS

DQ3

DQ2

DQS

DQM

CLK

CKE

VSS

VDD

DQ0

DQ1

RAS

BA1

VDD

VSSQ

VDDQ

VSSQ

VDDQ

VDD

CAS

BA0

A10/

VDDQ

64 X 8

VSSQ

VREF

DQ7

VDDQ

VSSQ

VDDQ

VSSQ

VSS

CLK

A12

A11

VSS

DQ6

DQ5

DQ4

DQS

DQM

CLK

CKE

VSS

VDD

DQ1

DQ2

DQ3

RAS

BA1

VDD

DQ0

VSSQ

VDDQ

VSSQ

VDDQ

VDD

CAS

BA0

A10/

VDDQ

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Pin Configuration - 60 balls 0.8mmx1.0mm Pitch CSP Package

See the balls through the package.

32 X 16

VSSQ

DQ14

DQ12

DQ10

DQ8

VREF

DQ15

VDDQ

VSSQ

VDDQ

VSSQ

VSS

CLK

A12

A11

VSS

DQ13

DQ11

DQ9

UDQS

UDM

CLK

CKE

VSS

VDD

DQ2

DQ4

DQ6

LDQS

LDM

RAS

BA1

VDD

DQ0

VSSQ

VDDQ

VSSQ

VDDQ

VDD

CAS

BA0

A10/

VDDQ

DQ1

DQ3

DQ5

DQ7

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Input/Output Functional Description

Symbol Type Function

CK, CK Input

Clock: CK and CK are differential clock inputs. All address and control input signals are sampled

on the crossing of the positive edge of CK and negative edge of CK. Output (read) data is refer-

enced to the crossings of CK and CK (both directions of crossing).

CKE Input

Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device

input buffers and output drivers. Taking CKE Low provides Precharge Power Down and Self

Refresh operation (all banks idle), or Active Power Down (row Active in any bank). CKE is syn-

chronous for power down entry and exit, and for self refresh entry. CKE is asynchronous for self

refresh exit. CKE must be maintained high throughout read and write accesses. Input buffers,

excluding CK, CK and CKE are disabled during Power Down. Input buffers, excluding CKE, are

disabled during self refresh. The standard pinout includes one CKE pin.

CS Input

Chip Select: All commands are masked when CS is registered high. CS provides for external

bank selection on systems with multiple banks. CS is considered part of the command code. The

standard pinout includes one CS pin.

RAS, CAS, WE Input Command Inputs: RAS, CAS and WE (along with CS) define the command being entered.

DM Input

Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is

sampled high coincident with that input data during a Write access. DM is sampled on both edges

of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. Dur-

ing a Read, DM can be driven high, low, or floated.

BA0, BA1 Input

Bank Address Inputs: BA0 and BA1 define to which bank an Active, Read, Write or Precharge

command is being applied. BA0 and BA1 also determines if the mode register or extended mode

A0 - A12 Input

Address Inputs: Provide the row address for Active commands, and the column address and

Auto Precharge bit for Read/Write commands, to select one location out of the memory array in

the respective bank. A10 is sampled during a Precharge command to determine whether the Pre-

charge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be precharged,

the bank is selected by BA0, BA1. The address inputs also provide the op-code during a Mode

DQ Input/Output Data Input/Output: Data bus.

DQS Input/Output Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centered

in write data. Used to capture write data.

NC - No Connect: No internal electrical connection is present.

NU - Not Useable:Electrical connection is present. Should not be connected at second level of assem-

bly.

VDDQ Supply DQ Power Supply: 2.6V ± 0.1V (DDR400); 2.5V ± 0.2V (DDR333)

VSSQ Supply DQ Ground

VDD Supply Power Supply: 2.6V ± 0.1V (DDR400); 2.5V ± 0.2V (DDR333)

VSS Supply Ground

VREF Supply SSTL_2 reference voltage

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Block Diagram (128Mb x 4)

Receivers

DQS

CK, CK

DLL

RAS

CAS

Control Logic

Column-Address

Counter/Latch

Mode

Command

Decode

A0-A12,

BA0, BA1

CKE

I/O Gating

DM Mask Logic

Bank0

Memory

Array

(8192 x 2048 x 8)

Sense Amplifiers

Bank1 Bank2 Bank3

Refresh Counter

Input

clk

out

Data

Mask

Data

CK,

COL0

clk

MUX

DQS

Generator

DQ0-DQ3,

DQS

Read Latch

Write

FIFO

Drivers

Note: This Functional Block Diagram is intended to facilitate user understanding of the operation of

the device; it does not represent an actual circuit implementation.

Note: DM is a unidirectional signal (input only), but is internally loaded to match the load of the bidi-

rectional DQ and DQS signals.

Column

Decoder

2048

(x8)

Row-Address MUX

Registers

16384

Bank0

Row-Address Latch

& Decoder

8192

Address Register

Drivers

Bank Control Logic

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Block Diagram (64Mb x 8)

Receivers

DQS

CK, CK

DLL

RAS

CAS

Control Logic

Column-Address

Counter/Latch

Mode

Command

Decode

A0-A12,

BA0, BA1

CKE

I/O Gating

DM Mask Logic

Bank0

Memory

Array

(8192 x 1024 x 16)

Sense Amplifiers

Bank1 Bank2 Bank3

Refresh Counter

Input

Register1

clk

out

Data

Mask

Data

CK,

COL0

clk

MUX

DQS

Generator

DQ0-DQ7,

DQS

Read Latch

Write

FIFO

Drivers

Note: This Functional Block Diagram is intended to facilitate user understanding of the operation of

the device; it does not represent an actual circuit implementation.

Note: DM is a unidirectional signal (input only), but is internally loaded to match the load of the bidi-

rectional DQ and DQS signals.

Column

Decoder

1024

(x16)

Row-Address MUX

Registers

16384

Bank0

Row-Address Latch

& Decoder

8192

Address Register

Drivers

Bank Control Logic

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Block Diagram (32Mb x 16)

Receivers

DQS

CK, CK

DLL

RAS

CAS

Control Logic

Column-Address

Counter/Latch

Mode

Command

Decode

A0-A12,

BA0, BA1

CKE

I/O Gating

DM Mask Logic

Bank0

Memory

Array

(8192 x 512 x 32)

Sense Amplifiers

Bank1 Bank2 Bank3

Refresh Counter

Input

clk

out

Data

Mask

Data

CK,

COL0

clk

MUX

DQS

Generator

16 16

DQ0-DQ15,

LDM, UDM

LDQS,UDQS

Read Latch

Write

FIFO

Drivers

Note: This Functional Block Diagram is intended to facilitate user understanding of the operation of

the device; it does not represent an actual circuit implementation.

Note: UDM and LDM are unidirectional signals (input only), but is internally loaded to match the

load of the bidirectional DQ, UDQS, and LDQS signals.

Column

Decoder

512

(x32)

Row-Address MUX

Registers

16384

Bank0

Row-Address Latch

& Decoder

8192

Address Register

Drivers

Bank Control Logic

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Functional Description

The 512Mb DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 536,870,912 bits. The 512Mb

DDR SDRAM is internally configured as a quad-bank DRAM.

The 512Mb DDR SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double-data-rate architec-

ture is essentially a 2n prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O

pins. A single read or write access for the 512Mb DDR SDRAM consists of a single 2n-bit wide, one clock cycle data transfer at

the internal DRAM core and two corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a pro-

grammed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is

then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select

the bank and row to be accessed (BA0, BA1 select the bank; A0-A12 select the row). The address bits registered coincident

with the Read or Write command are used to select the starting column location for the burst access.

Prior to normal operation, the DDR SDRAM must be initialized. The following sections provide detailed information covering

device initialization, register definition, command descriptions and device operation.

Initialization

Only one of the following two conditions must be met.

• No power sequencing is specified during power up or power down given the following criteria:

VDD and VDDQ are driven from a single power converter output

VTT meets the specification

A minimum resistance of 42 ohms limits the input current from the VTT supply into any pin and

VREF tracks VDDQ /2

• The following relationships must be followed:

VDDQ is driven after or with VDD such that VDDQ < VDD + 0.3V

VTT is driven after or with VDDQ such that VTT < VDDQ + 0.3V

VREF is driven after or with VDDQ such that VREF < VDDQ + 0.3V

The DQ and DQS outputs are in the High-Z state, where they remain until driven in normal operation (by a read access). After

all power supply and reference voltages are stable, and the clock is stable, the DDR SDRAM requires a 200µs delay prior to

applying an executable command.

Once the 200µs delay has been satisfied, a Deselect or NOP command should be applied, and CKE must be brought HIGH.

Following the NOP command, a Precharge ALL command must be applied. Next a Mode Register Set command must be

issued for the Extended Mode Register, to enable the DLL, then a Mode Register Set command must be issued for the Mode

Register, to reset the DLL, and to program the operating parameters. 200 clock cycles are required between the DLL reset and

any read command. A Precharge ALL command should be applied, placing the device in the “all banks idle” state

Once in the idle state, two auto refresh cycles must be performed. Additionally, a Mode Register Set command for the Mode

Register, with the reset DLL bit deactivated (i.e. to program operating parameters without resetting the DLL) must be performed.

Following these cycles, the DDR SDRAM is ready for normal operation.

DDR SDRAM’s may be reinitialized at any time during normal operation by asserting a valid MRS command to either the base

or extended mode registers without affecting the contents of the memory array. The contents of either the mode register or

extended mode register can be modified at any valid time during device operation without affecting the state of the internal

address refresh counters used for device refresh.

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Mode Register

The Mode Register is used to define the specific mode of operation of the DDR SDRAM. This definition includes the selection of

a burst length, a burst type, a CAS latency, and an operating mode. The Mode Register is programmed via the Mode Register

Set command (with BA0 = 0 and BA1 = 0) and retains the stored information until it is programmed again or the device loses

power (except for bit A8, which is self-clearing).

Mode Register bits A0-A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4-A6 specify the

CAS latency, and A7-A12 specify the operating mode.

The Mode Register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the

subsequent operation. Violating either of these requirements results in unspecified operation.

Burst Length

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable. The burst length

determines the maximum number of column locations that can be accessed for a given Read or Write command. Burst lengths

of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a Read or Write command is issued, a block of columns equal to the burst length is effectively selected. All accesses for

that burst take place within this block, meaning that the burst wraps within the block if a boundary is reached. The block is

uniquely selected by A1-Ai when the burst length is set to two, by A2-Ai when the burst length is set to four and by A3-Ai when

the burst length is set to eight (where Ai is the most significant column address bit for a given configuration). The remaining

(least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length

applies to both Read and Write bursts.

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Mode Register Operation

A3 Burst

Type

0 Sequential

1 Interleave

A8 A7 A6 A5 A4

CAS Latency

A3 A2 A1 A0

Burst LengthBT

Address Bus

CAS Latency

A6 A5 A4 Latency

0 0 0 Reserved

0 0 1 Reserved

0 1 0 Reserved

0 1 1 3

1 0 0 Reserved

1 0 1 Reserved

110 2.5

1 1 1 Reserved

Burst Length

A2 A1 A0 Burst Length

0 0 0 Reserved

0 0 1 2

0 1 0 4

0 1 1 8

1 0 0 Reserved

1 0 1 Reserved

1 1 0 Reserved

1 1 1 Reserved

BA1 BA0 A11 A10 A9

0* 0* Mode Register

Operating Mode

* BA0 and BA1 must be 0, 0 to select the Mode Register

(vs. the Extended Mode Register).

A12 - A9 A8 A7 A6 - A0 Operating Mode

0 0 0 Valid Normal operation

Do not reset DLL

0 1 0 Valid Normal operation

in DLL Reset

0 0 1 VS** Vendor-Specific

Test Mode

− − − Reserved

VS** Vendor Specific

A12

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Notes:

1. For a burst length of two, A1-A i selects the two-data-element block; A0 selects the first access within the block.

2. For a burst length of four, A2-A i selects the four-data-element block; A0-A1 selects the first access within the block.

3. For a burst length of eight, A3-A i selects the eight-data- element block; A0-A2 selects the first access within the block.

4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type

and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the start-

ing column address, as shown in Burst Definition on page 13.

Read Latency

The Read latency, or CAS latency, is the delay, in clock cycles, between the registration of a Read command and the availability

of the first burst of output data. The latency can be programmed 3 clocks for DDR400.

If a Read command is registered at clock edge n, and the latency is m clocks, the data is available nominally coincident with

clock edge n + m.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

Burst Definition

Burst Length

Starting Column Address Order of Accesses Within a Burst

A2 A1 A0 Type = Sequential Type = Interleaved

0 0-1 0-1

1 1-0 1-0

0 0 0-1-2-3 0-1-2-3

0 1 1-2-3-0 1-0-3-2

1 0 2-3-0-1 2-3-0-1

1 1 3-0-1-2 3-2-1-0

0 0 0 0-1-2-3-4-5-6-7 0-1-2-3-4-5-6-7

0 0 1 1-2-3-4-5-6-7-0 1-0-3-2-5-4-7-6

0 1 0 2-3-4-5-6-7-0-1 2-3-0-1-6-7-4-5

0 1 1 3-4-5-6-7-0-1-2 3-2-1-0-7-6-5-4

1 0 0 4-5-6-7-0-1-2-3 4-5-6-7-0-1-2-3

1 0 1 5-6-7-0-1-2-3-4 5-4-7-6-1-0-3-2

1 1 0 6-7-0-1-2-3-4-5 6-7-4-5-2-3-0-1

1 1 1 7-0-1-2-3-4-5-6 7-6-5-4-3-2-1-0

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Operating Mode

The normal operating mode is selected by issuing a Mode Register Set Command with bits A7-A12 to zero, and bits A0-A6 set

to the desired values. A DLL reset is initiated by issuing a Mode Register Set command with bits A7 and A9-A12 each set to

zero, bit A8 set to one, and bits A0-A6 set to the desired values. A Mode Register Set command issued to reset the DLL should

always be followed by a Mode Register Set command to select normal operating mode.

All other combinations of values for A7-A12 are reserved for future use and/or test modes. Test modes and reserved states

should not be used as unknown operation or incompatibility with future versions may result.

CAS Latencies

NOP NOP NOP NOP NOPRead

CAS Latency = 3, BL = 4

Shown with nominal t AC , t DQSCK , and t DQSQ .

Command

DQS

Do not care

CL=3

NOP NOP NOP NOP NOPRead

CAS Latency = 2.5, BL = 4

Command

DQS

CL=2.5

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Extended Mode Register

The Extended Mode Register controls functions beyond those controlled by the Mode Register; these additional functions

include DLL enable/disable, bit A0; output drive strength selection, bit A1; and QFC output enable/disable, bit A2 (NTC

optional). These functions are controlled via the bit settings shown in the Extended Mode Register Definition. The Extended

Mode Register is programmed via the Mode Register Set command (with BA0 = 1 and BA1 = 0) and retains the stored informa-

tion until it is programmed again or the device loses power. The Extended Mode Register must be loaded when all banks are

idle, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these require-

ments result in unspecified operation.

DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to nor-

mal operation after having disabled the DLL for the purpose of debug or evaluation. The DLL is automatically disabled when

entering self refresh operation and is automatically re-enabled upon exit of self refresh operation. Any time the DLL is enabled,

200 clock cycles must occur to allow time for the internal clock to lock to the externally applied clock before a Read command

can be issued. This is the reason for introducing timing parameter tXSRD for DDR SDRAM’s (Exit Self Refresh to Read Com-

mand). Non- Read commands can be issued 2 clocks after the DLL is enabled via the EMRS command (tMRD) or 10 clocks after

the DLL is enabled via self refresh exit command (tXSNR, Exit Self Refresh to Non-Read Command).

Output Drive Strength

The normal drive strength for all outputs is specified to be SSTL_2, Class II.

QFC Enable/Disable (Not support in this product; Only for information)

The QFC signal is an optional DRAM output control used to isolate module loads (DIMMs) from the system memory bus by

means of external FET switches when the given module (DIMM) is not being accessed. The QFC function is an optional feature

for NANYA and is not included on all DDR SDRAM devices.

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Extended Mode Register Definition

A8A7A6A5A4A3A2A1A0Address Bus

Drive Strength

A1Drive Strength

0 Normal

1 Reserved

BA1 BA0

Operating Mode

A11 A10 A9

0*1*

* BA0 and BA1 must be 1, 0 to select the Extended Mode Register

Mode Register

Extended

DS DLL

A0DLL

0 Enable

1 Disable

A12 - A3 A2 - A0 Operating Mode

0 Valid Normal Operation

− − All other states

Reserved

(vs. the base Mode Register)

QFC

A2QFC

0 Disable

1Enable (Not

Support)

A12

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Commands

Truth Tables 1a and 1b provide a reference of the commands supported by DDR SDRAM devices. A verbal description of each

commands follows.

Truth Table 1a: Commands

Name (Function) CS RAS CAS WE Address MNE Notes

Deselect (Nop) H X X X X NOP 1, 9

No Operation (Nop) L H H H X NOP 1, 9

Active (Select Bank And Activate Row) L L H H Bank/Row ACT 1, 3

Read (Select Bank And Column, And Start Read Burst) L H L H Bank/Col Read 1, 4

Write (Select Bank And Column, And Start Write Burst) L H L L Bank/Col Write 1, 4

Burst Terminate L H H L X BST 1, 8

Precharge (Deactivate Row In Bank Or Banks) L L H L Code PRE 1, 5

Auto Refresh Or Self Refresh (Enter Self Refresh Mode) L L L H X AR / SR 1, 6, 7

Mode Register Set L L L L Op-Code MRS 1, 2

1. CKE is high for all commands shown except Self Refresh.

2. BA0, BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0 = 1, BA1 = 0 selects

Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A12 provide the op-code to be written to the selected Mode

3. BA0-BA1 provide bank address and A0-A12 provide row address.

4. BA0, BA1 provide bank address; A0-Ai provide column address (where i = 9 for x8 and 9, 11 for x4); A10 high enables the Auto Pre-

charge feature (non-persistent), A10 low disables the Auto Precharge feature.

5. A10 LOW: BA0, BA1 determine which bank is precharged.

A10 HIGH: all banks are precharged and BA0, BA1 are “Don’t Care.”

6. This command is auto refresh if CKE is high; Self Refresh if CKE is low.

7. Internal refresh counter controls row and bank addressing; all inputs and I/Os are “Don’t Care” except for CKE.

8. Applies only to read bursts with Auto Precharge disabled; this command is undefined (and should not be used) for read bursts with Auto

Precharge enabled or for write bursts

9. Deselect and NOP are functionally interchangeable.

Truth Table 1b: DM Operation

Name (Function) DM DQs Notes

Write Enable L Valid 1

Write Inhibit H X 1

1. Used to mask write data; provided coincident with the corresponding data.

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Deselect

The Deselect function prevents new commands from being executed by the DDR SDRAM. The DDR SDRAM is

effectively deselected. Operations already in progress are not affected.

No Operation (NOP)

The No Operation (NOP) command is used to perform a NOP to a DDR SDRAM. This prevents unwanted commands from

being registered during idle or wait states. Operations already in progress are not affected.

Mode Register Set

The mode registers are loaded via inputs A0-A12, BA0 and BA1 while issuing the Mode Register Set Command. See mode reg-

ister descriptions in the Register Definition section. The Mode Register Set command can only be issued when all banks are idle

and no bursts are in progress. A subsequent executable command cannot be issued until tMRD is met.

Active

The Active command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0,

BA1 inputs selects the bank, and the address provided on inputs A0-A12 selects the row. This row remains active (or open) for

accesses until a Precharge (or Read or Write with Auto Precharge) is issued to that bank. A Precharge (or Read or Write with

Auto Precharge) command must be issued and completed before opening a different row in the same bank.

Read

The Read command is used to initiate a burst read access to an active (open) row. The value on the BA0, BA1 inputs selects

the bank, and the address provided on inputs A0-Ai, Aj (where [i = 9, j = don’t care] for x8; where [i = 9, j = 11] for x4) selects the

starting column location. The value on input A10 determines whether or not Auto Precharge is used. If Auto Precharge is

selected, the row being accessed is precharged at the end of the Read burst; if Auto Precharge is not selected, the row remains

open for subsequent accesses.

Write

The Write command is used to initiate a burst write access to an active (open) row. The value on the BA0, BA1 inputs selects

the bank, and the address provided on inputs A0-Ai, Aj (where [i = 9, j = don’t care] for x8; where [i = 9, j = 11] for x4) selects the

starting column location. The value on input A10 determines whether or not Auto Precharge is used. If Auto Precharge is

selected, the row being accessed is precharged at the end of the Write burst; if Auto Precharge is not selected, the row remains

open for subsequent accesses. Input data appearing on the DQs is written to the memory array subject to the DM input logic

level appearing coincident with the data. If a given DM signal is registered low, the corresponding data is written to memory; if

the DM signal is registered high, the corresponding data inputs are ignored, and a Write is not executed to that byte/column

location.

Precharge

The Precharge command is used to deactivate (close) the open row in a particular bank or the open row(s) in all banks. The

bank(s) will be available for a subsequent row access a specified time (tRP) after the Precharge command is issued. Input A10

determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs

BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as “Don’t Care.” Once a bank has been precharged, it is in the idle

state and must be activated prior to any Read or Write commands being issued to that bank. A precharge command is treated

as a NOP if there is no open row in that bank, or if the previously open row is already in the process of precharging.

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Auto Precharge

Auto Precharge is a feature which performs the same individual-bank precharge function described above, but without requiring

an explicit command. This is accomplished by using A10 to enable Auto Precharge in conjunction with a specific Read or Write

command. A precharge of the bank/row that is addressed with the Read or Write command is automatically performed upon

completion of the Read or Write burst. Auto Precharge is non-persistent in that it is either enabled or disabled for each individual

Read or Write command. Auto Precharge ensures that the precharge is initiated at the earliest valid stage within a burst. This is

determined as if an explicit Precharge command was issued at the earliest possible time without violating tRAS(min). The user

must not issue another command to the same bank until the precharge (tRP) is completed.

The NTC DDR SDRAM devices supports the optional tRAS lockout feature. This feature allows a Read command with Auto Pre-

charge to be issued to a bank that has been activated (opened) but has not yet satisfied the tRAS(min) specification. The tRAS

lockout feature essentially delays the onset of the auto precharge operation until two conditions occur. One, the entire burst

length of data has been successfully prefetched from the memory array; and two, tRAS(min) has been satisfied.

As a means to specify whether a DDR SDRAM device supports the tRAS lockout feature, a new parameter has been defined,

tRAP (RAS Command to Read Command with Auto Precharge or better stated Bank Activate to Read Command with Auto Pre-

charge). For devices that support the tRAS lockout feature, tRAP = tRCD(min). This allows any Read Command (with or without

Auto Precharge) to be issued to an open bank once tRCD(min) is satisfied.

Burst Terminate

The Burst Terminate command is used to truncate read bursts (with Auto Precharge disabled). The most re-cently registered

Read command prior to the Burst Terminate command is truncated, as shown in the Operation section of this data sheet. Write

burst cycles are not to be terminated with the Burst Terminate command.

tRAP Definition

Command

DQ (BL=2)

tRAPmin

NOP ACT NOP RD A NOP NOP NOP NOP ACT NOP NOP

tRCDmin

tRASmin

DQ0 DQ1

The above timing diagrams show the effects of tRAP for devices that support tRAS lockout. In these cases, the Read

with Auto Precharge command (RDA) is issued with tRCD(min) and dataout is available with the shortest latency from the

Bank Activate command (ACT). The internal precharge operation, however, does not begin until after tRAS(min) is satisfied.

CL=2, tCK=10ns

Command

DQ (BL=4)

NOP ACT NOP RD A NOP NOP NOP NOP ACT NOP NOP

DQ0 DQ1 DQ2 DQ3

Command

DQ (BL=8)

NOP ACT NOP RD A NOP NOP NOP NOP NOP ACT NOP

DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7

*Indicates Auto Precharge begins here

tRPmin

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Auto Refresh

Auto Refresh is used during normal operation of the DDR SDRAM and is analogous to CAS Before RAS (CBR) Refresh in pre-

vious DRAM types. This command is nonpersistent, so it must be issued each time a refresh is required.

The refresh addressing is generated by the internal refresh controller. This makes the address bits “Don’t Care” during an Auto

Refresh command. The 512Mb DDR SDRAM requires Auto Refresh cycles at an average periodic interval of 7.8µs (maximum).

Self Refresh

The Self Refresh command can be used to retain data in the DDR SDRAM, even if the rest of the system is powered down.

When in the self refresh mode, the DDR SDRAM retains data without external clocking. The Self Refresh command is initiated

as an Auto Refresh command coincident with CKE transitioning low. The DLL is automatically disabled upon entering Self

Refresh, and is automatically enabled upon exiting Self Refresh (200 clock cycles must then occur before a Read command can

be issued). Input signals except CKE (low) are “Don’t Care” during Self Refresh operation.

The procedure for exiting self refresh requires a sequence of commands. CK (and CK) must be stable prior to CKE returning

high. Once CKE is high, the SDRAM must have NOP commands issued for tXSNR because time is required for the completion of

any internal refresh in progress. A simple algorithm for meeting both refresh and DLL requirements is to apply NOPs for 200

clock cycles before applying any other command.

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Operations

Bank/Row Activation

Before any Read or Write commands can be issued to a bank within the DDR SDRAM, a row in that bank must be “opened”

(activated). This is accomplished via the Active command and addresses A0-A12, BA0 and BA1 (see Activating a Specific Row

in a Specific Bank), which decode and select both the bank and the row to be activated. After opening a row (issuing an Active

command), a Read or Write command may be issued to that row, subject to the tRCD specification. A subsequent Active com-

mand to a different row in the same bank can only be issued after the previous active row has been “closed” (precharged). The

minimum time interval between successive Active commands to the same bank is defined by tRC. A subsequent Active com-

mand to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access

overhead. The minimum time interval between successive Active commands to different banks is defined by tRRD.

Activating a Specific Row in a Specific Bank

HIGH

RA = row address.

BA = bank address.

CKE

RAS

CAS

A0-A12

BA0, BA1 Don’t Care

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Reads

Subsequent to programming the mode register with CAS latency, burst type, and burst length, Read bursts are initiated with a

Read command.

The starting column and bank addresses are provided with the Read command and Auto Precharge is either enabled or dis-

abled for that burst access. If Auto Precharge is enabled, the row that is accessed starts precharge at the completion of the

burst, provided tRAS has been satisfied. For the generic Read commands used in the following illustrations, Auto Precharge is

disabled.

During Read bursts, the valid data-out element from the starting column address is available following the CAS latency after the

Read command. Each subsequent data-out element is valid nominally at the next positive or negative clock edge (i.e. at the

next crossing of CK and CK). The following timing figure entitled “Read Burst: CAS Latencies (Burst Length=4)” illustrates the

general timing for each supported CAS latency setting. DQS is driven by the DDR SDRAM along with output data. The initial low

state on DQS is known as the read preamble; the low state coincident with the last data-out element is known as the read post-

amble. Upon completion of a burst, assuming no other commands have been initiated, the DQs and DQS goes High-Z. Data

from any Read burst may be concatenated with or truncated with data from a subsequent Read command. In either case, a con-

tinuous flow of data can be maintained. The first data element from the new burst follows either the last element of a completed

burst or the last desired data element of a longer burst which is being truncated. The new Read command should be issued x

cycles after the first Read command, where x equals the number of desired data element pairs (pairs are required by the 2n

prefetch architecture). This is shown in timing figure entitled “Consecutive Read Bursts: CAS Latencies (Burst Length =4 or 8)”.

A Read command can be initiated on any positive clock cycle following a previous Read command. Nonconsecutive Read data

is shown in timing figure entitled “Non-Consecutive Read Bursts: CAS Latencies (Burst Length = 4)”. Full-speed Random Read

Accesses: CAS Latencies (Burst Length = 2, 4 or 8) within a page (or pages) can be performed as shown on page 27.

tRCD and tRRD Definition

ROW

ACT NOP

COLROW

BA y BA yBA x

ACT NOP NOP

Command

A0-A12

BA0, BA1

Don’t Care

RD/WR

tRCD

tRRD

RD/WR NOP NOP

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Read Command

HIGH

CA = column address

BA = bank address

CKE

RAS

CAS

A10

BA0, BA1

Don’t Care

x4: A0-A9, A11

x8: A0-A9

EN AP

DIS AP

EN AP = enable Auto Precharge

DIS AP = disable Auto Precharge

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Read Burst: CAS Latencies (Burst Length = 4)

CAS Latency = 3

NOP NOP NOP NOP NOPRead

Command

Address

DQS

CAS Latency = 2.5

Don’t Care

BA a,COL n

CL=2.5

NOP NOP NOP NOP NOPRead

Command

Address

DQS

BA a,COL n

DOa-n

DO a-n = data out from bank a, column n.

3 subsequent elements of data out appear in the programmed order following DO a -n.

Shown with nominal t AC , t DQSCK , and t DQSQ .

QFC

(Optional)

tQCH

(Optional)

tQCS

QFC is an open drain driver. The output high level is achieved through an external pull up resistor connected to V DDQ .

CL=3

DOa-n

tQCS tQCH

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Consecutive Read Bursts: CAS Latencies (Burst Length = 4 or 8)

CAS Latency = 3

NOP Read NOP NOP NOPRead

Command

Address

DQS

BAa, COL n BAa, COL b

Don’t Care

DO a-n (or a-b ) = data out from bank a, column n (or bank a, column b).

When burst length = 4, the bursts are concatenated.

When burst length = 8, the second burst interrupts the first.

3 subsequent elements of data out appear in the programmed order following DO a-n.

3 (or 7) subsequent elements of data out appear in the programmed order following DO a-b.

Shown with nominal t

AC, tDQSCK , and t

DQSQ.

CAS Latency = 2.5

NOP Read NOP NOP NOPRead

Command

Address

DQS

CL=2.5

BAa, COL n BAa,COL b

DOa- n DOa- b

CL=3

DOa-n DOa-b

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Non-Consecutive Read Bursts: CAS Latencies (Burst Length = 4)

CAS Latency = 3

NOP NOP Read NOP NOPRead

BAa, COL n BAa, COL b

CL=3

Command

Address

DQS

NOP

DO n (or b) = Data out from Column n (or Column b)

Burst Length = 4

3 subsequent elements of Data out appear in the programmed order following DO n (and following DO b)

DO a-n DOa-b

Don’t Care

CAS Latency = 2.5

NOP NOP Read NOP NOPRead

DO a-n DOa- b

BAa, COL n BAa, COL b

CL=2.5

NOP

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Random Read Accesses: CAS Latencies (Burst Length = 2, 4 or 8)

Don’t Care

CAS Latency = 3

Read Read Read NOP NOPRead

Command

Address

DQS

BAa, COL n BAa, COL x BAa, COL b BAa, COL g

CL=3

DOa- n DOa- bDOa- n' DOa- x DOa- x'

DOa-n

CAS Latency = 2.5

Read Read Read NOP NOPRead

DOa-bDOa-n' DOa-x DOa-x' DOa-b’

Address

DQS

BAa, COL n BAa, COL x BAa, COL b BAa, COL g

CL=2.5

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Data from any Read burst may be truncated with a Burst Terminate command, as shown in timing figure entitled

Terminating a Read Burst: CAS Latencies (Burst Length = 8) on page 29. The Burst Terminate latency is equal to

the read (CAS) latency, i.e. the Burst Terminate command should be issued x cycles after the Read command,

where x equals the number of desired data element pairs.

Data from any Read burst must be completed or truncated before a subsequent Write command can be issued. If

truncation is necessary, the Burst Terminate command must be used, as shown in timing figure entitled Read to

Write: CAS Latencies (Burst Length = 4 or 8) on page 30. The example is shown for tDQSS(min). The tDQSS(max)

case, not shown here, has a longer bus idle time. tDQSS(min) and tDQSS(max) are defined in the section on Writes.

A Read burst may be followed by, or truncated with, a Precharge command to the same bank (provided that Auto

Precharge was not activated). The Precharge command should be issued x cycles after the Read command,

where x equals the number of desired data element pairs (pairs are required by the 2n prefetch architecture). This

is shown in timing figure on page 24 for Read latencies of 3. Following the Precharge command, a subsequent

command to the same bank cannot be issued until tRP is met. Note that part of the row precharge time is hidden

during the access of the last data elements.

In the case of a Read being executed to completion, a Precharge command issued at the optimum time (as

described above) provides the same operation that would result from the same Read burst with Auto Precharge

enabled. The disadvantage of the Precharge command is that it requires that the command and address busses

be available at the appropriate time to issue the command. The advantage of the Precharge command is that it can

be used to truncate bursts.

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Terminating a Read Burst: CAS Latencies (Burst Length = 8)

NOP NOP NOP NOP NOPRead

Command

Address

DQS

BA a,COL n

CL=3

DOa-n

No Further Output data after this point.

CAS Latency = 2.5

NOP BST NOP NOP NOPRead

DQS

DQ DOa-n

BAa, COL n

CL=2.5

No further output data after this point.

DQS tristated.

DO a-n = data out from bank a, column n.

Cases shown are bursts of 8 terminated after 4 data elements.

3 subsequent elements of data out appear in the programmed order following DO a-n.

Shown with nominal tAC, tDQSCK, and tDQSQ.

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Read to Write: CAS Latencies (Burst Length = 4 or 8)

Command

CAS Latency = 3

BST NOP Write NOP NOPRead

Address

DQS

BAa, COL n BAa, COL b

CL=3

DI a-b

DOa -n

DQSS

(min)

DO a-n = data out from bank a, column n

1 subsequent elements of data out appear in the programmed order following DO a-n.

Data In elements are applied following Dl a-b in the programmed order, according to burst length.

Don’t Care

CAS Latency = 2.5

BST NOP NOP Write NOPRead

Command

Address

DQS

DOa-n

BAa, COL n BAa, COL b

CL=2.5 t

DQSS

(min)

Dla-b

Shown with nominal t

, t

DQSCK

, and t

DQSQ

DI a-b = data in to bank a, column b

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Read to Precharge: CAS Latencies (Burst Length = 4 or 8)

CAS Latency = 3

NOP PRE NOP NOP ACTRead

Command

Address

DQS

BA a, COL n BA a or all BA a, ROW

CL=3

tRP

DOa-n

DO a-n = data out from bank a, column n.

Cases shown are either uninterrupted bursts of 4 or interrupted bursts of 8.

3 subsequent elements of data out appear in the programmed order following DO a-n.

Shown with nominal tAC, tDQSCK, and tDQSQ.Don’t Care

CL=2.5

CAS Latency = 2.5

NOP PRE NOP NOP ACTRead

Command

Address

DQS

DQ DOa-n

tRP

BA a, COL n BA a or all BA a, ROW

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Writes

Write bursts are initiated with a Write command, as shown in timing figure Write Command on page 33.

The starting column and bank addresses are provided with the Write command, and Auto Precharge is either enabled or dis-

abled for that access. If Auto Precharge is enabled, the row being accessed is precharged at the completion of the burst. For

the generic Write commands used in the following illustrations, Auto Precharge is disabled.

During Write bursts, the first valid data-in element is registered on the first rising edge of DQS following the write command, and

subsequent data elements are registered on successive edges of DQS. The Low state on DQS between the Write command

and the first rising edge is known as the write preamble; the Low state on DQS following the last data-in element is known as

the write postamble. The time between the Write command and the first corresponding rising edge of DQS (tDQSS) is specified

with a relatively wide range (from 75% to 125% of one clock cycle), so most of the Write diagrams that follow are drawn for the

two extreme cases (i.e. tDQSS(min) and tDQSS(max)). Timing figure Write Burst (Burst Length = 4) on page 34 shows the two

extremes of tDQSS for a burst of four. Upon completion of a burst, assuming no other commands have been initiated, the DQs

and DQS enters High-Z and any additional input data is ignored.

Data for any Write burst may be concatenated with or truncated with a subsequent Write command. In either case, a continuous

flow of input data can be maintained. The new Write command can be issued on any positive edge of clock following the previ-

ous Write command. The first data element from the new burst is applied after either the last element of a completed burst or

the last desired data element of a longer burst which is being truncated. The new Write command should be issued x cycles

after the first Write command, where x equals the number of desired data element pairs (pairs are required by the 2n prefetch

architecture). Timing figure Write to Write (Burst Length = 4) on page 35 shows concatenated bursts of 4. An example of non-

consecutive Writes is shown in timing figure Write to Write: Max DQSS, Non-Consecutive (Burst Length = 4) on page 36. Full-

speed random write accesses within a page or pages can be performed as shown in timing figure Random Write Cycles (Burst

Length = 2, 4 or 8) on page 37. Data for any Write burst may be followed by a subsequent Read command. To follow a Write

without truncating the write burst, tWTR (Write to Read) should be met as shown in timing figure Write to Read: Non-Interrupting

(CAS Latency = 3; Burst Length = 4) on page 38.

Data for any Write burst may be truncated by a subsequent (interrupting) Read command. This is illustrated in timing figures

“Write to Read: Interrupting (CAS Latency =2; Burst Length = 8)”, “Write to Read: Minimum DQSS, Odd Number of Data (3 bit

Write), Interrupting (CAS Latency = 2; Burst Length = 8)”, and “Write to Read: Nominal DQSS, Interrupting (CAS Latency = 2;

Burst Length = 8)”. Note that only the data-in pairs that are registered prior to the tWTR period are written to the internal array,

and any subsequent data-in must be masked with DM, as shown in the diagrams noted previously.

Data for any Write burst may be followed by a subsequent Precharge command. To follow a Write without truncating the write

burst, tWR should be met as shown in timing figure Write to Precharge: Non-Interrupting (Burst Length = 4) on page 42.

Data for any Write burst may be truncated by a subsequent Precharge command, as shown in timing figures Write to Pre-

charge: Interrupting (Burst Length = 4 or 8) on page 43 to Write to Precharge: Nominal DQSS (2 bit Write), Interrupting (Burst

Length = 4 or 8) on page 45. Note that only the data-in pairs that are registered prior to the tWR period are written to the internal

array, and any subsequent data in should be masked with DM. Following the Precharge command, a subsequent command to

the same bank cannot be issued until tRP is met.

In the case of a Write burst being executed to completion, a Precharge command issued at the optimum time (as described

above) provides the same operation that would result from the same burst with Auto Precharge. The disadvantage of the Pre-

charge command is that it requires that the command and address busses be available at the appropriate time to issue the com-

mand. The advantage of the Precharge command is that it can be used to truncate bursts.

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Write Command

HIGH

CA = column address

BA = bank address

CKE

RAS

CAS

A10

BA0, BA1

Don’t Care

A0-A9

EN AP

DIS AP

EN AP = enable Auto Precharge

DIS AP = disable Auto Precharge

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Write Burst (Burst Length = 4)

T1 T2 T3 T4

tDQSS (max)

NOP NOP NOPWrite

DI a-b = data in for bank a, column b.

3 subsequent elements of data in are applied in the programmed order following DI a-b.

A non-interrupted burst is shown.

A10 is Low with the Write command (Auto Precharge is disabled).

Command

Address

DQS

Don’t Care

Maximum DQSS

BA a, COL b

T1 T2 T3 T4

tDQSS (min)

NOP NOP NOPWrite

Command

Address

DQS

Minimum DQSS

BA a, COL b

Dla-b

QFC

tQCSW(max) tQCHW(min)

(Optional)

QFC

tQCSW(max) tQCHW(max)

QFC is an open drain driver. Its output high level is achieved through an externally connected pull up resistor connected to VDDQ.

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Write to Write (Burst Length = 4)

T1 T2 T3 T4 T5 T6

tDQSS (max)

Maximum DQSS

NOP Write NOP NOP NOPWrite

DI a-b = data in for bank a, column b, etc.

3 subsequent elements of data in are applied in the programmed order following DI a-b.

3 subsequent elements of data in are applied in the programmed order following DI a-n.

A non-interrupted burst is shown.

Each Write command may be to any bank.

Command

Address

DQS

Don’t Care

T1 T2 T3 T4 T5 T6

Minimum DQSS

NOP Write NOP NOP NOPWrite

Command

Address

DQS

BAa, COL b BAa, COL n

BA, COL b BA, COL n

tDQSS (min)

DI a-b DI a-n

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Write to Write: Max DQSS, Non-Consecutive (Burst Length = 4)

T1 T2 T3 T4 T5

tDQSS (max)

NOP NOP Write NOPWrite

DI a-b, etc. = data in for bank a, column b, etc.

3 subsequent elements of data in are applied in the programmed order following DI a-b.

3 subsequent elements of data in are applied in the programmed order following DI a-n.

A non-interrupted burst is shown.

Each Write command may be to any bank.

Command

Address

DQS

Don’t Care

BAa, COL b BAa, COL n

DI a-b DI a-n

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Random Write Cycles (Burst Length = 2, 4 or 8)

T1 T2 T3 T4 T5

tDQSS (max)

Maximum DQSS

Write Write Write Write

Write

DI a-b DI a-n

DI a-b, etc. = data in for bank a, column b, etc.

b', etc. = odd or even complement of b, etc. (i.e., column address LSB inverted).

Each Write command may be to any bank.

DI a-b’ DI a-x DI a-x’ DI a-n’ DI a-a DI a-a’

Command

Address

DQS

Don’t Care

BAa, COL b BAa, COL x BAa, COL n BAa, COL a BAa, COL g

T1 T2 T3 T4 T5

Minimum DQSS

Write Write Write Write

Write

DI a-b DI a-nDI a-b’ DI a-x DI a-x’ DI a-n’ DI a-a DI a-a’

Command

Address

DQS

BAa, COL b BAa, COL x BAa, COL n BAa, COL a BAa, COL g

tDQSS (min)

DI a-g

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Write to Read: Non-Interrupting (CAS Latency = 3; Burst Length = 4)

CL = 3

T1 T2 T3 T4 T5 T6

tWTR

NOP NOP NOP ReadWrite

DI a-b

NOP

DI a-b = data in for bank a, column b.

3 subsequent elements of data in are applied in the programmed order following DI a-b.

A non-interrupted burst is shown.

tWTR is referenced from the first positive CK edge after the last data in pair.

A10 is Low with the Write command (Auto Precharge is disabled).

The Read and Write commands may be to any bank.

Command

Address

DQS

Don’t Care

Maximum DQSS

BAa, COL b BAa, COL n

T1 T2 T3 T4 T5 T6

tWTR

NOP NOP NOP ReadWrite NOP

Command

Address

Minimum DQSS

BAa, COL b BAa, COL n

tDQSS (max)

DI a-b

DQS

tDQSS (min)

CL = 3

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Write to Read: Interrupting (CAS Latency = 3; Burst Length = 8)

T1 T2 T3 T4 T5 T6

tDQSS (max)

Maximum DQSS

NOP NOP NOP ReadWrite NOP

DI a-b = data in for bank a, column b.

An interrupted burst is shown, 4 data elements are written.

3 subsequent elements of data in are applied in the programmed order following DI a-b.

tWTR is referenced from the first positive CK edge after the last data in pair.

The Read command masks the last 2 data elements in the burst.

A10 is Low with the Write command (Auto Precharge is disabled).

The Read and Write commands are not necessarily to the same bank.

DIa- b

Command

Address

DQS

Don’t Care

BAa, COL b BAa, COL n

tWTR

CL = 3

T1 T2 T3 T4 T5 T6

Minimum DQSS

NOP NOP NOP ReadWrite NOP

Command

Address BAa, COL b BAa, COL n

tWTR

DI a-b

DQS

CL = 3

tDQSS (min)

1 = These bits are incorrectly written into the memory array if DM is low.

1 1

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Write to Read: Minimum DQSS, Odd Number of Data (3 bit Write), Interrupting (CAS

Latency = 3; Burst Length = 8)

DI a-b = data in for bank a, column b.

An interrupted burst is shown, 3 data elements are written.

2 subsequent elements of data in are applied in the programmed order following DI a-b.

tWTR is referenced from the first positive CK edge after the last desired data in pair (not the last desired data in element)

The Read command masks the last 2 data elements in the burst.

A10 is Low with the Write command (Auto Precharge is disabled).

The Read and Write commands are not necessarily to the same bank.

Don’t Care

T1 T2 T3 T4 T5 T6

NOP NOP NOP ReadWrite NOP

Command

Address BAa, COL b BAa, COL n

tWTR

DI a-b

DQS

CL = 3

tDQSS (min)

DM 1 2 2

1 = This bit is correctly written into the memory array if DM is low.

2 = These bits are incorrectly written into the memory array if DM is low.

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Write to Read: Nominal DQSS, Interrupting (CAS Latency = 3; Burst Length = 8)

T1 T2 T3 T4 T5 T6

tDQSS (nom)

NOP NOP NOP ReadWrite NOP

DI a-b = data in for bank a, column b.

An interrupted burst is shown, 4 data elements are written.

3 subsequent elements of data in are applied in the programmed order following DI a-b.

tWTR is referenced from the first positive CK edge after the last desired data in pair.

The Read command masks the last 2 data elements in the burst.

A10 is Low with the Write command (Auto Precharge is disabled).

The Read and Write commands are not necessarily to the same bank.

DI a-b

Command

Address

DQS

Don’t Care

BAa, COL b BAa, COL n

tWTR

CL = 3

1 = These bits are incorrectly written into the memory array if DM is low.

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Write to Precharge: Non-Interrupting (Burst Length = 4)

T1 T2 T3 T4 T5 T6

tDQSS (max)

NOP NOP NOP NOPWrite

DI a-b

PRE

DI a-b = data in for bank a, column b.

3 subsequent elements of data in are applied in the programmed order following DI a-b.

A non-interrupted burst is shown.

tWR is referenced from the first positive CK edge after the last data in pair.

A10 is Low with the Write command (Auto Precharge is disabled).

Command

Address

DQS

Don’t Care

BA a, COL b BA (a or all)

tWR

Maximum DQSS

T1 T2 T3 T4 T5 T6

NOP NOP NOP NOPWrite PRE

Command

Address BA a, COL b BA (a or all)

tWR

Minimum DQSS

DI a-b

DQS

tDQSS (min)

tRP

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Write to Precharge: Interrupting (Burst Length = 4 or 8)

DI a-b = data in for bank a, column b.

An interrupted burst is shown, 2 data elements are written.

1 subsequent element of data in is applied in the programmed order following DI a-b.

tWR is referenced from the first positive CK edge after the last desired data in pair.

The Precharge command masks the last 2 data elements in the burst, for burst length = 8.

A10 is Low with the Write command (Auto Precharge is disabled).

1 = Can be don't care for programmed burst length of 4.

2 = For programmed burst length of 4, DQS becomes don't care at this point. Don’t Care

T1 T2 T3 T4 T5 T6

NOP NOP NOP PREWrite NOP

Command

Address

Maximum DQSS

DI a-b

1 1

DQS

tDQSS (max) tRP

T1 T2 T3 T4 T5 T6

NOP NOP NOP PREWrite NOP

Command

Address BA a, COL b BA (a or all)

Minimum DQSS

tWR

tRP

DI a-b

1 1

DQS

tDQSS (min) 2

BA a, COL b BA (a or all)

tWR

3 = These bits are incorrectly written into the memory array if DM is low.

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Write to Precharge: Minimum DQSS, Odd Number of Data (1 bit Write), Interrupting

(Burst Length = 4 or 8)

DI a-b = data in for bank a, column b.

An interrupted burst is shown, 1 data element is written.

tWR is referenced from the first positive CK edge after the last desired data in pair.

The Precharge command masks the last 2 data elements in the burst.

A10 is Low with the Write command (Auto Precharge is disabled).

1 = Can be don't care for programmed burst length of 4.

2 = For programmed burst length of 4, DQS becomes don't care at this point.

Don’t Care

T1 T2 T3 T4 T5 T6

NOP NOP NOP PREWrite NOP

Command

Address BA a, COL b BA (a or all)

tWR

tRP

DI a-b

DQS

tDQSS (min) 2

1 1

DM 3 4 4

3 = This bit is correctly written into the memory array if DM is low.

4 = These bits are incorrectly written into the memory array if DM is low.

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Write to Precharge: Nominal DQSS (2 bit Write), Interrupting (Burst Length = 4 or 8)

DI a-b = Data In for bank a, column b.

An interrupted burst is shown, 2 data elements are written.

1 subsequent element of data in is applied in the programmed order following DI a-b.

tWR is referenced from the first positive CK edge after the last desired data in pair.

The Precharge command masks the last 2 data elements in the burst.

A10 is Low with the Write command (Auto Precharge is disabled).

1 = Can be don't care for programmed burst length of 4.

2 = For programmed burst length of 4, DQS becomes don't care at this point. Don’t Care

T1 T2 T3 T4 T5 T6

NOP NOP NOP PREWrite NOP

Command

Address BA a, COL b BA (a or all)

tRP

tDQSS (nom)

DI a-b

DQS

DM 1

tWR

3 = These bits are incorrectly written into the memory array if DM is low.

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Precharge

The Precharge command is used to deactivate the open row in a particular bank or the open row in all banks. The

bank(s) is available for a subsequent row access some specified time (tRP) after the Precharge command is

issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank

is to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1 are

treated as “Don’t Care.” Once a bank has been precharged, it is in the idle state and must be activated prior to any

Read or Write commands being issued to that bank.

Precharge Command

HIGH

BA = bank address

CKE

RAS

CAS

A10

BA0, BA1

Don’t Care

All Banks

One Bank

(if A10 is Low, otherwise Don’t Care).

A0-A9, A11

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Power Down

Power Down is entered when CKE is registered low (no accesses can be in progress). If Power Down occurs when all banks

are idle, this mode is referred to as Precharge Power Down; if Power Down occurs when there is a row active in any bank, this

mode is referred to as Active Power Down. Entering Power Down deactivates the input and output buffers, excluding CK, CK

and CKE. The DLL is still running in Power Down mode, so for maximum power savings, the user has the option of disabling the

DLL prior to entering Power Down. In that case, the DLL must be enabled after exiting Power Down, and 200 clock cycles must

occur before a Read command can be issued. In Power Down mode, CKE Low and a stable clock signal must be maintained at

the inputs of the DDR SDRAM, and all other input signals are “Don’t Care”. However, Power Down duration is limited by the

refresh requirements of the device, so in most applications, the self refresh mode is preferred over the DLL-disabled Power

Down mode.

The Power Down state is synchronously exited when CKE is registered high (along with a Nop or Deselect command). A valid,

executable command may be applied one clock cycle later.

Power Down

tIS

CKE

Command

No column

access in

progress

VALID NOP VALID

Don’t Care

Exit

power down

mode

Enter Power Down mode

(Burst Read or Write operation

must not be in progress)

NOP

tPDEX

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Truth Table 2: Clock Enable (CKE)

1. CKE n is the logic state of CKE at clock edge n: CKE n-1 was the state of CKE at the previous clock edge.

2. Current state is the state of the DDR SDRAM immediately prior to clock edge n.

3. Command n is the command registered at clock edge n, and action n is a result of command n.

4. All states and sequences not shown are illegal or reserved.

Current State

CKE n-1 CKEn

Command n Action n Notes

Cycle

Current

Cycle

Self Refresh L L X Maintain Self-Refresh

Self Refresh L H Deselect or NOP Exit Self-Refresh 1

Power Down L L X Maintain Power Down

Power Down L H Deselect or NOP Exit Power Down

All Banks Idle H L Deselect or NOP Precharge Power Down Entry

All Banks Idle H L Auto Refresh Self Refresh Entry

Bank(s) Active H L Deselect or NOP Active Power Down Entry

H H

See “Truth Table 3: Current State

Bank n - Command to Bank n (Same

Bank)” on page 49

1. Deselect or NOP commands should be issued on any clock edges occurring during the Self Refresh Exit (tXSNR) period. A minimum of

200 clock cycles are needed before applying a read command to allow the DLL to lock to the input clock.

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Truth Table 3: Current State Bank n - Command to Bank n (Same Bank)

Current State CS RAS CAS WE Command Action Notes

Any H X X X Deselect NOP. Continue previous operation 1-6

L H H H No Operation NOP. Continue previous operation 1-6

Idle

L L H H Active Select and activate row 1-6

L L L H Auto Refresh 1-7

L L L L Mode Register Set 1-7

Row Active

L H L H Read Select column and start Read burst 1-6, 10

L H L L Write Select column and start Write burst 1-6, 10

L L H L Precharge Deactivate row in bank(s) 1-6, 8

Read

(Auto Precharge

Disabled)

L H L H Read Select column and start new Read burst 1-6, 10

L L H L Precharge Truncate Read burst, start Precharge 1-6, 8

L H H L Burst Terminate Burst Terminate 1-6, 9

Write

(Auto Precharge

Disabled)

L H L H Read Select column and start Read burst 1-6, 10, 11

L H L L Write Select column and start Write burst 1-6, 10

L L H L Precharge Truncate Write burst, start Precharge 1-6, 8, 11

1. This table applies when CKE n-1 was high and CKE n is high (see Truth Table 2: Clock Enable (CKE) and after tXSNR / tXSRD has been

met (if the previous state was self refresh).

2. This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed

to be issued to that bank when in that state. Exceptions are covered in the notes below.

3. Current state definitions:

Idle: The bank has been precharged, and tRP has been met.

Row Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in

progress.

Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

4. The following states must not be interrupted by a command issued to the same bank.

Precharging: Starts with registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank is in the idle

state.

Row Activating: Starts with registration of an Active command and ends when tRCD is met. Once tRCD is met, the bank is in the “row

active” state.

Read w/Auto Precharge Enabled: Starts with registration of a Read command with Auto Precharge enabled and ends when tRP has been

met. Once tRP is met, the bank is in the idle state.

Write w/Auto Precharge Enabled: Starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been

met. Once tRP is met, the bank is in the idle state.

Deselect or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these

states. Allowable commands to the other bank are determined by its current state and according to Truth Table 4.

5. The following states must not be interrupted by any executable command; Deselect or NOP commands must be applied on each positive

clock edge during these states.

Refreshing: Starts with registration of an Auto Refresh command and ends when tRFC is met. Once tRFC is met, the DDR SDRAM is

in the “all banks idle” state.

Accessing Mode Register: Starts with registration of a Mode Register Set command and ends when tMRD has been met. Once tMRD is

met, the DDR SDRAM is in the “all banks idle” state.

Precharging All: Starts with registration of a Precharge All command and ends when tRP is met. Once tRP is met, all banks is in the idle

state.

6. All states and sequences not shown are illegal or reserved.

7. Not bank-specific; requires that all banks are idle.

8. May or may not be bank-specific; if all/any banks are to be precharged, all/any must be in a valid state for precharging.

9. Not bank-specific; Burst terminate affects the most recent Read burst, regardless of bank.

10. Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with

Auto Precharge disabled.

11. Requires appropriate DM masking.

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Truth Table 4: Current State Bank n - Command to Bank m (Different bank)

(Part 1 of 2)

Current State CS RAS CAS WE Command Action Notes

Any

H X X X Deselect NOP/continue previous operation 1-6

L H H H No Operation NOP/continue previous operation 1-6

Idle X X X X Any Command Otherwise

Allowed to Bank m 1-6

Row Activating,

Active, or

Precharging

L L H H Active Select and activate row 1-6

L H L H Read Select column and start Read burst 1-7

L H L L Write Select column and start Write burst 1-7

L L H L Precharge 1-6

Read

(Auto Precharge

Disabled)

L L H H Active Select and activate row 1-6

L H L H Read Select column and start new Read burst 1-7

L L H L Precharge 1-6

Write

(Auto Precharge

Disabled)

L L H H Active Select and activate row 1-6

L H L H Read Select column and start Read burst 1-8

L H L L Write Select column and start new Write burst 1-7

L L H L Precharge 1-6

1. This table applies when CKE n-1 was high and CKE n is high (see Truth Table 2: Clock Enable (CKE) and after tXSNR / tXSRD has been

met (if the previous state was self refresh).

2. This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are

those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are cov-

ered in the notes below.

3. Current state definitions:

Idle: The bank has been precharged, and tRP has been met.

Row Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are

in progress.

Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Read with Auto Precharge Enabled: See note 10.

Write with Auto Precharge Enabled: See note 10.

4. Auto Refresh and Mode Register Set commands may only be issued when all banks are idle.

5. A Burst Terminate command cannot be issued to another bank; it applies to the bank represented by the current state only.

6. All states and sequences not shown are illegal or reserved.

7. Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with

Auto Precharge disabled.

8. Requires appropriate DM masking.

9. A Write command may be applied after the completion of data output.

10. The Read with Auto Precharge enabled or Write with Auto Precharge enabled states can each be broken into two parts: the access

period and the precharge period. For Read with Auto Precharge, the precharge period is defined as if the same burst was executed with

Auto Precharge disabled and then followed with the earliest possible Precharge command that still accesses all of the data in the burst.

For Write with Auto Precharge, the precharge period begins when tWR ends, with tWR measured as if Auto Precharge was disabled. The

access period starts with registration of the command and ends where the precharge period (or tRP) begins. During the precharge period

of the Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states, Active, Precharge, Read, and Write commands to

the other bank may be applied; during the access period, only Active and Precharge commands to the other bank may be applied. In

either case, all other related limitations apply (e.g. contention between Read data and Write data must be avoided).

NT5DS32M16CS

NT5DS64M8CS/NT5DS64M8CG

NT5DS128M4CS

512Mb DDR SDRAM

REV 1.1

July 2009

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Read (With

Auto Precharge)

L L H H Active Select and activate row 1-6

L H L H Read Select column and start new Read burst 1-7,10

L H L L Write Select column and start Write burst 1-7,9,10

L L H L Precharge 1-6

Write (With

Auto Precharge)

L L H H Active Select and activate row 1-6

L H L H Read Select column and start Read burst 1-7,10

L H L L Write Select column and start new Write burst 1-7,10

L L H L Precharge 1-6

Truth Table 4: Current State Bank n - Command to Bank m (Different bank)

(Part 2 of 2)