7
MRF176GU MRF176GVMOTOROLA RF DEVICE DATA
RF POWER MOSFET CONSIDERATIONS
MOSFET CAPACITANCES
The physical structure of a MOSFET results in capacitors
between the terminals. The metal oxide gate structure deter-
mines the capacitors from gate–to–drain (Cgd), and gate–to–
source (Cgs). The PN junction formed during the fabrication
of the MOSFET results in a junction capacitance from drain–
to–source (Cds).
These capacitances are characterized as input (Ciss), out-
put (Coss) and reverse transfer (Crss) capacitances on data
sheets. The relationships between the inter–terminal capaci-
tances and those given on data sheets are shown below . The
Ciss can be specified in two ways:
1. Drain shorted to source and positive voltage at the gate.
2. Positive voltage of the drain in respect to source and zero
volts at the gate. In the latter case the numbers are lower.
However, neither method represents the actual operat-
ing conditions in RF applications.
Cgd
GATE
SOURCE
Cgs
DRAIN
Cds Ciss = Cgd + Cgs
Coss = Cgd + Cds
Crss = Cgd
The Ciss given in the electrical characteristics table was
measured using method 2 above. It should be noted that
Ciss, Coss, Crss are measured at zero drain current and are
provided for general information about the device. They are
not RF design parameters and no attempt should be made to
use them as such.
LINEARITY AND GAIN CHARACTERISTICS
In addition to the typical IMD and power gain, data pres-
ented in Figure 3 may give the designer additional informa-
tion on the capabilities of this device. The graph represents
the small signal unity current gain frequency at a given drain
current level. This is equivalent to fT for bipolar transistors.
Since this test is performed at a fast sweep speed, heating of
the device does not occur. Thus, in normal use, the higher
temperatures may degrade these characteristics to some ex-
tent.
DRAIN CHARACTERISTICS
One figure of merit for a FET is its static resistance in the
full–on condition. This on–resistance, VDS(on), occurs in the
linear region of the output characteristic and is specified un-
der specific test conditions for gate–source voltage and drain
current. For MOSFETs, VDS(on) has a positive temperature
coefficient and constitutes an important design consideration
at high temperatures, because it contributes to the power
dissipation within the device.
GATE CHARACTERISTICS
The gate of the MOSFET is a polysilicon material, and is
electrically isolated from the source by a layer of oxide. The
input resistance is very high — on the order of 109 ohms —
resulting in a leakage current of a few nanoamperes.
Gate control is achieved by applying a positive voltage
slightly in excess of the gate–to–source threshold voltage,
VGS(th).
Gate Voltage Rating — Never exceed the gate voltage
rating (or any of the maximum ratings on the front page). Ex-
ceeding the rated VGS can result in permanent damage to
the oxide layer in the gate region.
Gate Termination — The gates of this device are essen-
tially capacitors. Circuits that leave the gate open–circuited
or floating should be avoided. These conditions can result in
turn–on of the devices due to voltage build–up on the input
capacitor due to leakage currents or pickup.
Gate Protection — This device does not have an internal
monolithic zener diode from gate–to–source. The addition of
an internal zener diode may result in detrimental effects on
the reliability of a power MOSFET. If gate protection is re-
quired, an external zener diode is recommended.
HANDLING CONSIDERATIONS
The gate of the MOSFET, which is electrically isolated
from the rest of the die by a very thin layer of SiO2, may be
damaged if the power MOSFET is handled or installed
improperly. Exceeding the 40 V maximum gate–to–source
voltage rating, VGS(max), can rupture the gate insulation and
destroy the FET. RF Power MOSFETs are not nearly as sus-
ceptible as CMOS devices to damage due to static discharge
because the input capacitances of power MOSFETs are
much larger and absorb more energy before being charged
to the gate breakdown voltage. However, once breakdown
begins, there is enough energy stored in the gate–source ca-
pacitance to ensure the complete perforation of the gate ox-
ide. To avoid the possibility of device failure caused by static
discharge, precautions similar to those taken with small–sig-
nal MOSFET and CMOS devices apply to power MOSFETs.
When shipping, the devices should be transported only in
antistatic bags or conductive foam. Upon removal from the
packaging, careful handling procedures should be adhered
to. Those handling the devices should wear grounding straps
and devices not in the antistatic packaging should be kept in
metal tote bins. MOSFETs should be handled by the case
and not by the leads, and when testing the device, all leads
should make good electrical contact before voltage is ap-
plied. As a final note, when placing the FET into the system it
is designed for, soldering should be done with grounded
equipment.
The gate of the power MOSFET could still be in danger af-
ter the device is placed in the intended circuit. If the gate may
see voltage transients which exceed VGS(max), the circuit de-
signer should place a 40 V zener across the gate and source
terminals to clamp any potentially destructive spikes. Using a
resistor to keep the gate–to–source impedance low also
helps damp transients and serves another important func-
tion. Voltage transients on the drain can be coupled to the
gate through the parasitic gate–drain capacitance. If the
gate–to–source impedance and the rate of voltage change
on the drain are both high, then the signal coupled to the gate
may be large enough to exceed the gate–threshold voltage
and turn the device on.
DESIGN CONSIDERATIONS
The MRF176G is a RF power N–channel enhancement
mode field–effect transistor (FETs) designed for VHF and