1CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 |Intersil (and design) is a regi s tered trademark of Inters il Americas Inc.
Copyright Intersil Americas Inc. 2010. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
Application Note 1519
ISL28213/14SOICEVAL2Z Evaluation Board User’s
Guide
Introduction
The ISL28213/14SOICEVAL2Z evaluation board is a
design platform containing all the circuitry needed to
characterize critical performance par ameters of the
ISL28213 and ISL28214 operational amplifiers, using a
variety of user defined test circuits.
The ISL28213 and ISL28214 CMOS operational
amplifiers feature low power consumption, low input bias
current, and rail-to-r ail input and output drive capabilit y.
They are designed to operate with a single lithium cell or
two Ni_Cd batteries.
Reference Documents
• ISL28213/14SOICEVAL2Z Evaluation Board User’s
Guide
• ISL28213 Data Sheet, FN6728
• ISL28214 Data Sheet, FN6800
Evaluation Board Key Features
The ISL28213/14SOICEVAL2Z is designed to enable the
IC to operate from a single supply, +2.4VDC to +5.5VDC
or from split supplies, ±1.2VDC to ±2.75V. The board is
configured for a dual op amp connected for differential
input with a closed loop gain of 10. A single external
reference voltage (VREF) pin and provisions for a
user-selectable voltage divider - filter are included.
Power Supplies (Figure 1)
External power connections are made through the +V, -V,
VREF and Ground connections on the evaluation board.
F or single supply oper ation, the -V and Ground pins are
tied together to the power supply negative terminal. F or
split supplies, +V and -V terminals connect to their
respective power supply terminals. De-coupling
capacitors C2 and C4 connect to their respective supplies
through R16 and R31 0Ω resistors. These resistors are
0Ω, but can be changed by the user to provide additional
power supply filtering. Two additional capacitors, C3 and
C5, are connected close to the DUT to filter out high
frequency noise. Anti-reverse diode D1 protects the
circuit in the case of accidental polarity reversal.
Amplifier Configuration
(Figure 2)
The schematic of 1/2 of the op-amp with the components
supplied is shown in Figure 2. The circuit implements a
differential input amp with a closed loop gain of 10. The
circuit can operate from a single supply or from dual
supplies. The VREF pin must be connected to ground to
establish a ground referenced input for dual supply
operation, or can be externally set to any reference lev el
for single supply operation. VREF should not be left
floating.
FIGURE 1. POW ER SUPPLY CIRCU IT
CLOSE TO DUT
0.01µF0.01µF
R31
R16
D1
C2 C4
C3 C5
J11
J14
J12
J13
J6
J8
0
0
1µF 1µF
VREF
V+
V-
IN-
IN+
RF
VREF
IN -
IN +
GND
100k
RREF+
10k
VOUT
ISL28213, ISL28214 (1/2)
VP
V-
0Ω
VM
VCM
IN-
IN+
VREF
V+
RIN-
10k
RIN+
10k
-
+
0Ω100k
RL
10k
FIGURE 2. BASIC AMPLIFIER CONFIGURATION
January 19, 2010
AN1519.0
2AN1519.0
January 19, 2010
User-selectable Options
(Figures 3 and 4)
Component pads are included to enable a variety of user-
selectable circuits to be added to the amplifier VREF,
inputs, outputs, and the amplifier feedback loops. The
inputs (Figure 3) have additional resistor, capacitor, and
jumper placements for loading and/or measurement of
frequency sensitive parameters.
The outputs (Figure 4) have a 10kΩ load resistor to
ground and have additional resistor and capacitor
placements for loading.
NOTE: Oper ational amplifiers are sensitive to output
capacitance and may oscillate. In the event of oscillation,
reduce output capacitance by using shorter cables, or
add a resistor in series with the output.
FIGURE 3. INPUT STAGE (1/2) FIGURE 4. OUTPUT STAGE (1/2)
IN- OUTNODEIN+
C1
R5
R4
J2
J1 R1
R6
R17
R2 R14
R3
R18R15
R12R10
R13R11
DNP DNP
DNP
DNP
DNP
DNP
DNP
OPEN
DNP
DNP
10k 100k
100k
10k
0
VREF
TO OUTPU
T
TO IN+
TO IN-
R26
C6
C8
R28
10k
OPEN
OPEN
0
FROM OUTPUT
ISL28213/14SOICEVAL2Z Components Parts List
DEVICE # DESCRIPTION COMMENTS
C2, C4 CAP-TANTALUM, SMD, 1.0µF, 50V, 10%, LOW ESR, ROHS Power Supply Decoupling
C3, C5 CAP, SMD, 0603, 0.1µF, 25V, 10%, X7R, ROHS Power Supply Decoupling
C1, C6-C10 CAP, SMD, 0603, DNP-PLACE HOLDER, ROHS User Selectable Capacitors - not
populated
D1 DIODE-SCHOTTKY BARRIER, SMD, SOT-23, 3P, 40V, ROHS Reverse Power Protection
U1 (ISL28213FBZ) ISL28213FBZ-T7, IC-RAIL-TO-RAIL OP AMP, SOIC, ROHS
U1 (ISL28214FBZ) ISL28214FBZ-T7, IC-RAIL-TO-RAIL OP AMP, SOIC, ROHS
R30, R32, R34-R36 RESISTOR, SMD, 0603, 0.1%, MF, DNP-PLACE HOLDER User Selectable Resistors - not
populated
R4, R16, R25-R27, R31 RES, SMD, 0603, 0Ω, 1/10W, TF, ROHS 0Ω User Selectable Resistors
R11, R14, R21, R24, R28,
R29 RES, SMD, 0603, 10k, 1/10W, 1%, TF, ROHS Gain and Other User Selectable
Resistors
R13, R18, R19, R23 RES, SMD, 0603, 100k, 1/10W, 1%, TF, ROHS Gain Resistors
Application Note 1519
3
Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without no tice. Accordingly, the
reader is caution ed t o v eri fy tha t th e Appl ica tio n No te or Tec hnical Brief is cu rren t before pro ceedi ng.
For information regarding Intersil Corporation and its products, see www.intersil.com
AN1519.0
January 19, 2010
ISL28213/14SOICEVAL2Z
FIGURE 5. TOP VIEW (SOIC SHOWN)
Application Note 1519
4AN1519.0
January 19, 2010
ISL28213/14SOICEVAL2Z Schematic Diagram
FIGURE 6.
OUT IN+ IN-IN+ NODE OUTIN- NODE
CLOSE TO DUT
R29
R26
OPEN
0.01µF0.01µF
R30
J21 R31
R16
J23
J18
J24
J22
J20
J19
J17
R36
R32 R34
R35
D1
C1
R22R19
R21
R20
C10
R8
R7
R5
R4 R24
C2 C4
C3 C5
J15
J16
J2
J1
J3
J4
J11
J14
J12
J13
J6
J8
R27
C7
C6
C8C9
R1
R25
R23
R6
R17
R2
R28
R14
R3
R18R15
R12R10
R13R11
U1
10k
100k
0
0
SOIC8
DNP
0
DNP
OPEN
DNP
OPEN
OPEN
0
DNP
DNP
DNP
DNP
OPEN
DNP
DNP
DNP
DNP
DNP
DNP
DNP
DNP
DNP
DNP
OPEN
DNP
DNP
10k 100k
100k
10k 10k
0
0 DNP
100k
1µF 1µF
VREF
VREFV+
5
6
7
8
3
4
1
2GENERIC
PACK.
V-
Application Note 1519
