35788 - Megger Group - Product.Network

TMS320DM355

Evaluation Module

2008 DSP Development Systems

Reference

Technical

TMS320DM355 Evaluation

Module Technical Reference

509905-0 001 Rev. E

April 2008

SPECTRUM DIGITAL, INC.

12502 Exchange Drive, Sui t e 440 Stafford, TX. 77477

Tel: 281.494.4505 Fax: 281.494.5310

sales@spectrumdigital .com www.spectr umdi gital.com

IMPORTANT NOTICE

Spectrum Digital, Inc. reserves the right to make changes to its products or to discontinue any

product or service without notice. Customers are advised to obtain the latest version of relevant

information to verify that the data being relied on is current before placing orders.

Spectrum Digital, Inc. warrants performance of its products and related software to current

specifications in accordance with Spectrum Digital’s standard warranty. Testing and other quality

control techniques are utilized to the extent deemed necessary to support this warranty.

Please be aware that the products described herein are not intended for use in life-support

appliances, devices, or systems. Spectrum Digital does not warrant nor is Spectrum Digital liable for

the product described herein to be used in other than a development environment.

Spectrum Digital, Inc. assumes no liability for applications assistance, customer product design,

software performance, or infringement of patents or services described herein. Nor does Spectrum

Digital warrant or represent any license, either express or implied, is granted under any patent right,

copyright, or other intellectual property right of Spectrum Digital, Inc. covering or relating to any

combination, machine, or process in whic h such Digital Signal Processing develop ment produc ts or

services might be or are used.

WARNING

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can

radiate radio frequency energy and has not been tested for compliance with the limits of computing

devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable

protection against radio frequency interference. Operation of this equipment in other environments

may cause interference with radio communications, in which case the user at his own expense will be

required to take whatever measures necessary to correct this interference.

Contents

1 Introduction to the DM355 Evaluation Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1

Provides you with a description of the DM355 Evaluation Module, key features, and

block diagram.

1.1 Key Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2

1.2 Functional Overview of the DM355 EVM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-4

1.3 Basic Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-4

1.4 Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-5

1.5 Configuration Switch Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-6

1.6 Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-6

2 Board Component s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1

Describes the operation of the major board components on the DM355 Evaluation Module.

2.1 EMIF Interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-2

2.1.1 Flash, NAND Flash, Ethernet Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-2

2.1.2 DDR2 Memory Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-2

2.1.3 Memory Card Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 -2

2.1.4 UART Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-2

2.1.5 USB Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3

2.2 Input Video Port Interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3

2.2.1 On Chip Video Output DAC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3

2.2.2 AIC33 Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-4

2.3 Ethernet Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-5

2.4 I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-5

2.4.1 MSP430 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-6

2.5 Daughter Card Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-6

2.6 DM355 CPU Video Clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-6

2.7 Battery . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-7

3 Physical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1

Describes the physical layout of the DM355 Evaluation Module and its connectors.

3.1 Board Layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-3

3.2 Connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-5

3.2.1 J1, NTSC/PAL Select . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-6

3.2.2 J2, Video In . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-7

3.2.3 J3, MSP430 JTAG Header . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-7

3.2.4 J4, Composite Video Out . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-8

3.2.5 J5, USB Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-8

3.2.6 J6, 14 Pin External JT AG Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-9

3.2.7 J8, ARM JTAG Emulation Header . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-10

3.2.8 J9, USB Capacitance Select . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-10

3.2.9 J10, USB ID Select . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-11

3.2.10 J11, S-Video In . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-11

3.2.11 J12, ATA/CE Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-12

3.2.12 J16, +5 V olt Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-13

3.2.13 J27, MMC/SD Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3- 13

3.2.14 J28, MMC/SD Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3- 14

3.2.15 J30, Imager Interface Connector 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-15

3.2.16 J31, Imager Interface Connector 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-16

3.2.17 P1, Microphone In . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-16

3.2.18 P2, Headphone Out . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-17

3.2.19 P3, Line Out . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-17

3.2.20 P4, RS-232 UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-18

3.2.21 P5, Ethernet Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-19

3.2.22 P6, Line In . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-20

3.2.23 DC3, I/O Daughter Card Expansion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-21

3.2.24 DC5, TH8200 Daughter Card Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-22

3.2.25 DC6, Expansion Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-23

3.2.26 DC7, Expansion Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-23

3.2.27 U10, Infrared Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-24

3.3 LEDs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-24

3.4 Switches . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-25

3.4.1 SW1, EMU0/1 Select Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-25

3.4.2 SW5, Reset Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-26

3.4.3 SW6, User Readable 4 Position DIP Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-26

3.4.4 SW7, ARM Boot Mode Select . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-27

3.4.5 SW10 - SW14 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-27

3.5 Test Points . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-28

A Schematics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-1

Contains the schematics for the DM355 Evaluation Module

B Mechanical Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . B-1

Contains the mechanical information about the DM355 Evaluation Module

About This Manual

This document describes the board level operations of the DM355 Evaluation Module

(EVM). The EVM is based on the Texas Instruments TMS320DM355 Processor.

The DM355 Evaluation Module is a table top card that allows engineers and software

developers to evaluate certain characteristics of the DM355 processor to determine if

the processor meets the designers application requirements. Evaluators can create

software to execute on board or expand the system in a variety of ways.

Notational Conventions

This document uses the following conventions.

The DM355 Evaluation Module will sometimes be referred to as the DM355 EVM or

EVM.

Program listings, program examples, and interactive displays are shown in a special

italic typeface. Here is a sample program listing.

equations

!rd = !strobe&rw;

Information About Cautions

This book may contain cautions.

This is an example of a caution statement.

A caution statement describes a situation that could potentially damage your software,

or hardware, or other equipment. The information in a caution is provided for your

protection. Please read each caution carefully.

Related Documents, Application Notes and User Guides

Information regarding the TMS320DM355 can be found at the following Texas

Instruments website:

http://www.ti.com

Table 1: Manual History

Revision History

A Production Release

B Updated Figures

C Edited text

D Updated schematics

E Upda ted sche mati cs, Si lk sc reen s, F igu re s

Table 2: Board History

PWB

Revision History

A Producti on Rele as e

B Updated Silk-scree n

C2 0.55 mm. Produ ct ion Release

D2 0.65 mm. Produ ct ion Release

1-1

Chapt e r 1

Introduction to the

DM355 EVM

Chapter One provides a description of the DM355 EVM along with the key

features and a block diagram of the circuit board.

Topic Page

1.1 Key Features 1-2

1.2 Functional Overview of the DM355 EVM 1-4

1.3 Basic Operation 1-4

1.4 Memory Map 1-5

1.5 Configuration Switch Settings 1-6

1.6 Power Supply 1-6

Spectrum Digital, Inc

1-2 DM355 EVM Technical Reference

1.1 Key Features

The DM355 EVM is a standalone development platform that enables users to

evaluate and develop applications for the TMS320DM355 processor. Schematics,

logic equations and application notes are available to ease hardware development and

reduce time to market.

The EVM comes with a full complement of on board devices that suit a wide variety of

application environments. Key features include:

• A Texas Instruments DM355 processor with an ARM processor operating up to

216 Mhz.

• 1 video input port, supports composite or S video

• 1 composite video DAC output

• 128 Mbytes of DDR2 DRAM

• UART, 2 SD/MMC card interfaces or 1 SD/MMC and 1 CE-ATA Disk Drive Interface

• 2 Gigabytes NAND Flash

• AIC33 stereo codec

• USB2 Interface

Figure 1-1, Block Diagram DM355 EVM

16

SW6

SW7

Reset

Switches

LINE OUT

LINE IN

MIC OUT

Battery ENET

RJ45 IR MSP430

JTAG

J1

J7

SPI

ROM

HP OUT

DC3

1234

12

NAND

DM9000A

MAC/PHY

DC6

3.3V I/O Supply

1.8V Supply

1.2V Core Supply

PWR

AIC33

Codec

McBSPs

SD/MMC

Connectors

SD0 on Bottom

USB 2.0

USB

LEDs

McBSPs

EMIF

JTAG

20 Pin ARM JTAG

14 Pin TI JT AG

UART0

RS-232

Comp In

Video Out

Video In

Video

Decoder

TVP5146

Comp Out

J30 Ima ger

J31 Ima ger

I

2

C Bus

Mux

MSP430

DDR2

S-Video In

DM355

DC5

DC7

Spectrum Digital, Inc

1-3

• 10/100 MBS Memory Mapped Ethernet Controller

• SPI EEPROM

• IR Remote Interface, real time clock, via MSP430

• Configurable boot load options

• 8 user LEDs/4 position user DIP switch/5 user push button switches

• Single voltage power supp ly (+5V)

• Expansion connectors for daughter card use

• 14 Pin TI JTAG/20 Pin ARM JTAG Interfaces

Figure 1-2, DM355 EVM

Spectrum Digital, Inc

1-4 DM355 EVM Technical Reference

1.2 Functional Overvi ew of the DM355 EVM

The DM355 on the EVM interfaces to on-board peripherals through the 8/16-bit wide

EMIF peripheral interface pins. The DDR2 memory is connected to its own dedicated

16 bit wide bus. The EMIF bus is also connected to the NAND Flash and ethernet

controller.

On board video decoder and on chip encoder interface video streams to the DM355

processor. One decoder and 1 on chip DAC channel are standard on the EVM. On

screen display functions are implemented in software on the DM355 processor.

An on-board AIC33 codec allows the DSP to transmit and receive analog audio

signals. The I2C bus is used for the codec control interface, while the McBSP controls

the audio stream. Signal interfacing is done through 3.5mm audio jacks that correspond

to microphone input, headphone output, line input, and line output.

The EVM includes 8 user LEDs, a 4 position user DIP switch, an IR interface, a Real

time clock along with 5 user push button switches to provide the user with application

interaction. These interfaces are implemented via software on a MSP430 and are

accessed by reading and writing to the I2C registers.

An included +5V external power supply is used to power the board. On-board switching

voltage regulators provide the +1.3V CPU core voltage, +3.3V for peripherals and

+1.8V for DDR2 memory. The board is held in reset by the on board MSP430

microcontroller until these supplies are within operating specifications.

Code Composer Studio communicates with the EVM through an external emulator via

the 14 pin external JTAG connector.

1.3 Basic Operation

The EVM is designed to work with TI’s Code Composer Studio development, or

standard GDB tool environments. Code Composer communicates with the board

through an external JTAG emulator. To start, follow the instructions in the Quick Start

Guide to install Code Composer. This process will install all of the necessary

development tools, documentation and drivers.

Spectrum Digital, Inc

1-5

1.4 Memory Map

The DM355 processor has a byte addressable address space. There are some

limitations to byte addressing which are determined by peripheral interconnection to the

DM355 device. Program code and data can be placed anywhere in the unified address

space. Addresses are multiple sizes depending on hardware implementation. Refer to

the appropriate device data sheets for more details.

The memory map shows the address space of a generic DM355 processor on the left

with specific details of how each region is used on the right. By default, the internal

memory sits at the beginning of the address space. Portions of memory can be

remapped in software as L2 cache rather than fixed RAM.

The part incorporates a dual EMIF interface. One dedicated EMIF directly interfaces to

the DDR2 memory. The other EMIF has 2 separate addressable regions called chip

enable spaces (CE0 & CE1). The NAND Flash and ethernet controller are mapped into

these chip enable spaces.

DM355 EVM

Address

0x00000000

0x00008000

0x00010000

0x04000000

0x06000000

0x80000000

CE1

DDR

Figure 1-3, Memory Map, DM355 EVM

ARM Instruction RAM

ARM Instruction ROM

CE0

0x02000000

Memory Map Address Space

0x8FFFFFFF

Reserved

ARM RA M (D a ta)

Reserved

0x00020000

Spectrum Digital, Inc

1-6 DM355 EVM Technical Reference

Shown below is a break out of the memory spaces.

1.5 Configuration Switch Settings

The EVM has a configuration switch that allow users to control the operational

state of the processor when it is released from reset and determine the source for

processor booting. Switch SW7 configures the boot mode that will be used when the

DSP starts executing. By default the switches are configured to NAND Flash boot.

The EMIF configuration switch must be set accordingly.

* Default Setting

1.6 Power Supply

The EVM operates from a single +5V external power supply connected to the main

power input (J14), a 2.5 MM. barrel-type plug. Internally, the +5V input is converted

into +1.2V, +1.8V and +3.3V using Texas Instruments swift voltage regulators. The

+1.3V supply is used for the DSP core while the +3.3V supply is used for the DSP's I/O

buffers and other chips on the board. The +1.8 volt supply is used for DM355 DDR2

memory.

Table 1: SW7, Boot Mode Select

Pos 2 Pos 1 Boot Pin

BTSEL1/BTSEL0 Function

ON ON 0 0 NAND boot CE0 *

ON OFF 0 1 Not Supported

OFF ON 1 0 Boot from SD/MMC

OFF OFF 1 1 Boot from UART

Address

0x02004000

Figure 1-4, DM355 EVM Chip Enable Memory Space

0x04014000

Memory Space

0x02000000 NAND Chip Select 0

NAND Chip Select 1

DM9000A ENET Controller

2-1

Chapt e r 2

Board Components

This chapter describes the operation of the major board components on

the DM355 EVM.

Topic Page

2.1 EMIF Interfaces 2-2

2.1.1 Flash, NAND Flash, Ethernet Interface 2-2

2.1.2 DDR2 Memory Interface 2-2

2.1.3 Memory Card Interface 2-2

2.1.4 UART Interface 2-3

2.1.5 USB Interface 2-3

2.2 Input Video Po rt Interfaces 2-3

2.2.1 On Chip Video Output DAC 2-3

2.2.2 AIC33 Interface 2-4

2.3 Ethernet Interface 2-5

2.4 I2C Interface 2-5

2.4.1 MSP430 2-6

2.5 Daughter Card Interface 2-6

2.6 DM355 CPU/Video Clocks 2-6

2.7 Battery 2-7

Spectrum Digital, Inc

2-2 DM355 EVM Technical Reference

2.1 EMIF Interfaces

A separate 16 bit EMIF with two chip enables divide up the address space and allow

for asynchronous accesses on the EVM.

2.1.1 Flash, NAND Flash, Ethernet Interface

The DM355 has 2 gigabytes of NAND Flash memory, and an ethernet interface

memory mapped into the CE0 and CE1 spaces. The NAND Flash memory is used

primarily for boot loading and file system on the DM355 EVM. The CE0 and CE1 space

are configured as 8 and 16 bits wide respectively on the DM355 EVM.

2.1.2 DDR2 Memory Interface

The DM355 device incorporates a dedicated 16 bit wide DDR2 memory bus. The EVM

uses one gigabit 16 bit wide memories on this bus, for a total of 128 megabytes of

memory for program, data, and video storage. The internal DDR controller uses a PLL

to control the DDR memory timing. Memory refresh for DDR2 is handled automatically

by the DM355 internal DDR controller.

2.1.3 Memory Card Interface

The EVM supports two (2) SD/MMC media card interfaces. The second SD connector

is connected in parallel to the CE-ATA disk drive connector.

Spectrum Digital, Inc

2-3

2.1.4 UART Interface

The internal UART0 on the DM355 device is driven to connector P4. The UART’s

interface is routed to the RS-232 line drivers prior to being brought out to a DB-9

connector, P4.

2.1.5 USB Interface

The DM355 incorporates an on chip USB II controller. This interface is brought out to a

mini A/B connector with its own power regulator. Two jumpers are provided to make a

flexible host peripheral, and USB on the go interface.

2.2 Input Video Port Interfaces/Imager Input Ports

The DM355 EVM supports video capture via the devices internal video ports. A Texas

Instruments TVP5146 is used to decode composite video or S-video inputs into the

device. J11 is used for the S-video inputs and J2 for the composite inputs on the EVM.

The input port can also be driven by LCD imagers connected to connectors J30 and

J31. The imager or encoder is selectable via software control on I2C bus by accessing

MSP430 registers.

2.2.1 On Chip Video Output DAC

The DM355 incorporates 1 composite video output DAC to interface to various video

output standards. The DAC is filtered and driven to RCA jack, J4.

Spectrum Digital, Inc

2-4 DM355 EVM Technical Reference

2.2.2 AIC33 Interface

The EVM uses a Texas Instruments TLV320AIC33 stereo codec for input and output of

audio signals. The codec samples analog signals on the microphone or line inputs and

converts them into digital data so it can be processed by the DSP. When the DSP is

finished with the data it uses the codec to convert the samples back into analog signals

on the line output so the user can hear the output.

The codec communicates using two serial channels, one to control the codec’s internal

configuration registers and one to send and receive digital audio samples. The I2C bus

is used as the AIC33’s control channel. The control channel is generally only used

when configuring the codec, it is typically idle when audio data is being transmitted,

McBSP1 is used as the bi-directional data channel. All audio data flows through the

data channel. Many data formats are supported based on the three variables of

sample width, clock signal source and serial data format. The EVM examples generally

use a 16-bit sample width with the codec in master mode so it generates the frame

sync and bit clocks at the correct sample rate without effort on the DSP side.

The codec is clocked via a 27 Mhz oscillator. The internal sample rate generator

subdivides the default system clock to generate common audio frequencies. The

sample rate is set by a codec register. The figure below shows the codec interface on

the DM355 EVM.

Figure 2-2, DM355 EVM CODEC INTERF ACE

DOUT

DIN

BCLK

WCLK

MIC IN

LINE IN

LINE OUT

HP OUT

McBSP

I2S Format

AIC3 3 Codec

Digital Analog

MIC IN

LINE IN

LINE OUT

HP OUT

SCL

SDA

I

2

C

Control

S

CL

S

DA I

2

C Format

D

R

D

X

C

LKR

C

LKX

F

SR

F

SX

Control Registers

ADC

DAC

Spectrum Digital, Inc

2-5

2.3 Ethernet Interface

The DM355 EVM incorporates an ethernet controller chip. This interface is connected

to the DM355’s EMIF. The EVM uses an Intel DAVICOM DM9000A. The 10/100 Mbit

interface is isolated and brought out to a RJ-45 standard ethernet connector, P5. The

ethernet address is stored in the ethernet controller’s SPI ROM during manufacturing.

The RJ-45 has 2 LEDs integrated into its connector. The LEDs are green and yellow

and indicate the status of the ethernet link. The green LED, when on, indicates link and

when blinking indicates link activity. The yellow LED, when illuminated, indicates full

duplex mode.

2.4 I2C Interface

The I2C bus on the DM355 is ideal for interfacing to the control registers of many

devices. On the DM355 EVM the I2C bus is used to configure the video decoder,

stereo Codec, I/O expanders, and communicate with the MSP430. An I2C ROM is also

interfaced via the serial bus. The format of the bus is shown in the figure below.

The addresses of the on board peripherals are shown in the table below.

Table 1: I2C Memory Map

Device Address R/W Function

TVP5146 0x5D R/W Capture 1 Decoder

TLV320AIC33 0x1B R/W CODEC

MSP430 0x25 R/W LEDs, IR, RTC, User I/O

Figure 2-4, I2C Bus Format

Start Slave Address W ACK Sub Address ACK-S Data ACK-S Stop

Write Sequence

Start Slave Address R Data STOP

Read Sequence

Spectrum Digital, Inc

2-6 DM355 EVM Technical Reference

2.4.1 MSP430

The DM355 EVM incorporates infrared remote, real time clock, and user and system bit

I/O in a MSP430 microcontroller. The I2C interface is used on the DM355 processor to

communicate to the MSP430. The MSP430 acts as a slave device on the I2C bus.

2.5 Daughter Card Interfaces

The EVM provides expansion connectors that can be used to accept plug-in daughter

cards. The daughter card allows users to build on their EVM platform to extend its

capabilities and provide customer and application specific I/O. The expansion

connectors are interfaces which include McBSP, and serial I/O expansion. The unused

EMIF signals are brought out as user GPIO signals. The video output port is brought

out to the daughter card interface along with I/O and imager interface.

2.6 DM355 CPU/Video Clocks

The DM355 EVM uses a 24 Megahertz crystal to generate the main input clock. The

DM355 has an internal PLL which can multiply the input clock to generate the internal

clock. The PLL multiplier is set via software on the DM355 device.

The secondary clock is generated from a 27 Megahertz crystal. the clock domain is

generally used for internal video clock generation.

Spectrum Digital, Inc

2-7

2.7 Battery

The DM355 EVM incorporates a battery holder to provide backup power to the

MSP430’s real time clock when the power is not applied to the board. The optional

battery should be +3 volt 20 millimeter coin type Lithium single cell.

Some common part numbers for batteries which should operate in the EVM are shown

in the table below.

These batteries are available from Duracell, Eveready, Panasonic, Ray-O-Vac, Sanyo,

Sony, Sieko, Toshiba, Varta, and other battery manufacturers.

Table 2: Battery Part Numbers

Part Numbers

CR2032

DL2032

BR2032

CR2025

BR2025

CR2016

BR2016

DL2016

Spectrum Digital, Inc

2-8 DM355 EVM Technical Reference

3-1

Chapt e r 3

Physical Description

This chapter describes the physical layout of the DM355 EVM and its

interfaces.

Topic Page

3.1 Board Layout 3-3

3.2 Connecto rs 3-5

3.2.1 J1, NTSC/PAL Select 3-6

3.2.2 J2, Video In 3-7

3.2.3 J3, MSP430 JTAG Header 3-7

3.2.4 J4, Composite Video Out 3-8

3.2.5 J5, USB Connector and Jumpers 3-8

3.2.6 J6 , 14 Pin External JTAG Connector 3-9

3.2.7 J8, ARM JTAG Emulation Header 3-10

3.2.8 J9, USB Capacitance Select 3-10

3.2.9 J10, USB ID Select 3-11

3.2.10 J11, S-Video In 3-11

3.2.11 J12, ATA/CE Interface 3-12

3.2.12 J16, +5V Input 3-13

3.2.13 J27, MMC/SD Connector 3-13

3.2.14 J28, MMC/SD Connector 3-14

3.2.15 J30, Imager Interface Connector 1 3-15

3.2.16 J31, Imager Interface Connector 2 3-16

3.2.17 P1, Microphone In 3-17

3.2.18 P2, Headphone Out 3-18

3.2.19 P3, Line Out 3-18

3.2.20 P4, RS-232 UART 3-19

3.2.21 P5, Ethernet I nter face 3-20

3.2.22 P6, Lin e In 3-21

3.2.23 DC3, I/O Daughter Card Expansion 3-22

3.2.24 DC5, TH8200 Daughter Card Interface 3-23

3.2.25 DC6, Expansion Connector 3-24

3.2.26 DC7, Expansion Connector 3-24

3.2.27 U10, Inf rared Interface 3-25

Spectrum Digital, Inc

3-2 DM355 EVM Technical Reference

Topic Page

3.3 LEDs 3-25

3.4 Switches 3-26

3.4.1 SW1, EMU0/1 Select Switch 3-26

3.4.2 SW5, Reset Switch 3-27

3.4.3 SW6, User Re adabl e 4 Position DIP Switch 3-27

3.4.4 SW7, ARM Boot Mode Select 3-28

3.4.5 SW10 - SW14 3-28

3.5 Test Points 3-29

Spectrum Digital, Inc

3-3

3.1 Board Layout

The DM355 EVM is a 5.0 x 6.5 inch (127 x 165 mm.) ten (10) layer printed circuit board

which is powered by an external +5 volt only power supply. Figure 3-1 shows the layout

of the top side of the DM355 EVM.

Figure 3-1, DM355 EVM, Interfaces Top Side

U10

J16

J1

P1

J2

P5

BHT1

J5

DS14-DS21

DC5

J3

SW5

SW10

SW12

SW11

SW13

SW14

J31

J30

P6

P3

P2

J28

J8

J6

P4

DC6

DC3

SW6

J11

J4

DS5

S1

SW7

DC7

J13

J9

J10

Spectrum Digital, Inc

3-4 DM355 EVM Technical Reference

Figure 3-2 shows the layout of the bottom side of the DM355 EVM.

Figure 3-2, DM355 EVM, Interfaces Bottom Side

J12

J27

Spectrum Digital, Inc

3-5

3.2 Connectors

The EVM has numerous connectors and option jumpers to control and provide

connections to various peripherals. These connectors and jumpers are described in the

following sections.

Table 1: Connectors

Connector Size Function

J1 1 x 3 NTSC/PAL Video Select

J2 Video In

J3 2 x 7 MSP430 JTAG

J4 8 Composite Video Out

J5 1 x 4 Mini A/B USB Connector

J6 2 x 7 TI 14 Pin JTAG

J8 2 x 8 ARM JTAG Emulation Header

J9 2 x 1 USB Capacitor

J10 2 x 1 USB ID Jumper

J11 4 Video In

J12 12 x 1 ATA/CE Interface

J13 4 x 2 Spare Jumper Sto rage

J16 2 +5V In

J27 18 SD/MMC Connector

J28 18 SD/MMC Connector

J30 13 x 2 Imager Interface

J31 13 x 1 Imager Interface

P1 4 Microphone In

P2 2x5 Headphone Out

P3 4 Line Out

P4 9 RS-232 UART

P5 12 Ethernet

P6 4 Line In

DC3 15 x 2 I/O Daughter Card Expansion

DC5 25 x 2 THS8200 Daughter Card Interface

DC6 5 x 2 Expansion Connector

DC7 10 x 2 GP I/O Signals

U10 Infrared Receiver

Spectrum Digital, Inc

3-6 DM355 EVM Technical Reference

3.2.1 J1, NTSC/PAL Select

The J1 connector is a 3 position jumper located on the top side of the board and is used

to select the type of video data the DM355 will be working with. NTSC format is

expected if the jumper is in the 1-2 position. The selection of 2-3 indicates PAL format

data will be used. Either the NTSC (1-2 position) or PAL (2-3 position) must be

selected. To reconfigure this selection, power down the EVM, change the jumper, and

then power the board back up. Do NOT change this jumper with the power on. The

image of this jumper is shown in the figure below.

Table 2: J15, NTSC/PAL Select

Video Format Position

NTSC 1-2

PAL 2-3

J1

Figure 3-3, J1, NTSC/PAL Select

1

NTSC

PAL

J1

1

NTSC

PAL

PAL Format

NTSC Format

Board Edge

Spectrum Digital, Inc

3-7

3.2.2 J2, Video In

J2 is an RCA jack used as a composite video input to the TVP5146 encoder. This

connector brings in a video signal to pin 8 on the TVP5146. Do NOT plug into this

connector with the power on. The figure below shows this connector as viewed from the

card edge.

3.2.3 J3, MSP430 JTAG Header

The J3 MSP430 JTAG Header is located on the top side of the board and is used to

provide a programming interface to the MSP430 microcontroller. The pinout for

the J3 connector is shown in the table below. This connector is typically used for factory

use only.

Table 3: J2, Video In, RCA Jack

Pin # Signal Name

1 Pin 8, TVP5146

2GND

Table 4: J3, MSP430 JTAG Header

Pin # Signal Pin # Signal

1 430_TDO 2 NC

3 430_TDI 4 MSP430_3V3

5 430_TMS 6 NC

7 430_TCK 8 NC

9 GND 10 NC

11 430_RESET 12 NC

13 NC 14 NC

Figure 3-4, J2, Video In RCA Jack

Pin 2, Shield (ground)

Pin 1, Signal Input

J3

2

MSP430 EMU

1

Figure 3-5, J3, MSP430 JTAG Header

Board Edge

Spectrum Digital, Inc

3-8 DM355 EVM Technical Reference

3.2.4 J4, Composite Video Out

Connector J4 is an RCA jack used as a composite video output from the “TVOUT”

signal of the TMS320DM355. Do NOT plug into this connector with the power on. The

figure below shows this connector as viewed from the card edge.

3.2.5 J5, USB Connector and Jumpers

Connector J5 is a mini A/B USB connector. The pinout for the J5 connector is shown in

the figure below.

* Use internal register to swap DM/DP pair. This feature was used to improve printed

circuit board routing.

The EVM incorporates the ability to toggle the ID pin on the USB connector via

software control. The GIO2 pin on the DM355 controls this function.

For “USB ON The Go” mode remove jumper J10. This will allow the cable to configure

the ID pin on the DM355 processor.

The EVM supplies up to 500 ma of current to the USB_VBUS via a TPS61092 DC/DC

converter. This is enabled via the DM355’s DRV_VBUS pin. J9 supplies extra

capacitance for host mode operations. Remove J9 for “USB On The Go” operations.

Spare jumpers can be stored on connector J13.

Table 5: J4, TV Out, RCA Jack

Pin # Signal Name

1 Comp osi te vi deo output

2GND

Table 6: J5, USB Connector

Pins Signal

1 USB_VBUS

2 USB_DM

3 USB_DP

4 USB_ID

5-9 USB_SHIELD

Figure 3-6, J4, TV Out, RCA Jack

Pin 2, Shield (ground)

Pin 1, Composite Signal

Spectrum Digital, Inc

3-9

3.2.6 J6, 14 Pin External JTAG Connector

Connector J6 is a 2 x7 double row male header with pin 6 clipped to serve as a key.

This is the standard interface used by JTAG emulators to interface to Texas

Instruments DSPs. The pinout for the connector is shown in the figure below.

The signal names for each pin are shown in the table below.

* Note: EMU0/EMU1 mode must be selected to ICEPICK mode

Table 7: J6, JTAG Interface

Pin # Signal Name Pin # Signal Name

1TMS2TRST-

3 TDI 4 GND

5 PD 6 no pin - key

7 TDO 8 GND

9 TCKRET 10 GND

11 TCK 12 GND

13 EMU0 14 EMU1

12

34

56

78

910

11 12

13 14

TMS

TDI

PD (+3.3V)

TDO

TCK-RET

TCK

EMU0

TRST-

GND

no pin (key)

GND

EMU1

Header Dimensions

Pin-to-Pin spacing, 0.100 in. (X,Y)

Pin width, 0.025-in. square post

Pin length, 0.235-in. nominal

Figure 3-7, JTAG INTERFACE

Spectrum Digital, Inc

3-10 DM355 EVM Technical Reference

3.2.7 J8, ARM JTAG Emulation Header

The J8 Emulation Header is located on the top side of the board and is used to provide

an interface to ARM compatible JTAG emulators. The pinout for this connector is

shown in the table belo w.

* Note: EMU0/EMU1 switch must be set to ARM mode

3.2.8 J9, USB Capacitance Select

The J9 jumper is used to provide more capacitance when the USB connector is used in

the host mode. When the jumper is shorted the extra capacitance is provided. These

open and shorted position are shown below.

Table 8: J8, ARM JTAG Emulation Header

Pin # Signal Pin # Signal

1 VCC_3V3 2 VCC_3V3

3 ARM_TRSTn 4 Ground

5 ARM_TDI 6 Ground

7 ARM_TMS 8 Ground

9 ARM_TCK 10 Ground

11 ARM_TCKRET 12 Ground

13 ARM_TDO 14 Ground

15 ARM_RSTn 16 Ground

17 NC 18 Ground

19 NC 20 Ground

Table 9: J9, USB Capacitance Select

Position Function

Open 6.9 uF Capacitance

Shorted 106.8 uF Capacitance

J9

Figure 3-8, J9, USB Capacitance Select

USB VB US

Open

J9

USB VBU S

Shorted

Spectrum Digital, Inc

3-11

3.2.9 J10, USB ID Select

The J10 jumper is used to allow the cable to configure the ID pin on the DM355. This is

used for the “USB On The Go” mode. When the jumper is shorted, access to the ID is

provided. The open and shorted position are shown below.

3.2.10 J11, S-Video In

Connector J11 is a four pin mini din connector which interfaces to the TVP5146

encoder. This connector brings in a video signal (LUMA) to pin 9 on the TVP5146.

Do NOT plug into this connector with the power on. The figure below shows this

connector as viewed from the card edge.

Table 10: J10, USB ID Select

Position Function

Open ID from USB connector

Shorted ID controlled from GIO2

Table 11: J11, Video In, Mini Din Connector

Pin # Signal Name

1GND

2GND

3LUMA

4 Chroma

J10

Figure 3-9, J10, USB ID Select

USB ID

Open

J10

USB ID

Shorted

Pin 1 Pin 2

Pin 3 Pin 4

Figure 3-10, J11, Front View, Mini Din Connector

Spectrum Digital, Inc

3-12 DM355 EVM Technical Reference

3.2.11 J12, ATA/CE Interface

Connector J12 is a 12 x 1 flex cable connector mounted on the bottom side of the

board. The signals on this connector parallel the signals present on the connector J28

which is located on the top side of the board. The signals present on connector J12 are

shown in the table below. when this connector is used the corresponding SD connector

can not be used.

Table 12: J12, ATA/CE Interface

Pin # Signal Name

1Ground

2 SD1_DAT2

3 SD1_DAT3

4 VCC_3V3

5SD1_CMD

6 VCC_3V3

7 SD1_CLK

8Ground

9SD1_DATA0

10 SD1_DATA1

11 Ground

12 NC

Spectrum Digital, Inc

3-13

3.2.12 J16, +5V Input

Connector J16 is the input power connector. This connector bring in +5 volts to the

EVM. This is a 2.5mm. jack. Inside of the jack is tied to through a fuse to VCC_5V.

The other side is tied to ground and LED DS5. The figure below shows this connector

as viewed from the card edge.

3.2.13 J27, MMC/SD Connector

The J27 MMC/SD connector is located on the bottom side of the board and is used to

provide an interface to a MMC/SD card. The pinout for the J27 connector is shown in

the table below.

Table 13: J27, MMC/SD Connector

Pin # Signal Pin # Signal

1 SD0_DATA3 2 SD0_CMD

3 GND 4 VCC_3V3

5 SD0_CLK 6 GND

7SD0_DATA08SD0_DATA1

9 SD0_DATA2 10 Write Protect 0

11 GND 12 Insert 0

PC Board

J16 +5V

Ground

Front View

Figure 3-11, J16, +5 Volt Input Connector

Spectrum Digital, Inc

3-14 DM355 EVM Technical Reference

3.2.14 J28, MMC/SD Connector

The J28 MMC/SD connector is located on the top side of the board and is used to

provide an interface to a MMC/SD card. The signals present on J28 are also present

on J12. Therefore, when J28 is used the operator can not use J12 for a CE-ATA disk

drive. The pinout for the J28 connector is shown in the table below.

Table 14: J28, MMC/SD Connector

Pin # Signal Pin # Signal

1 SD1_DATA3 2 SD1_CMD

3 GND 4 VCC_3V3

5 SD1_CLK 6 GND

7SD1_DATA08SD1_DATA1

9 SD1_DATA2 10 Write Protect 1

11 GND 12 Insert 1

Spectrum Digital, Inc

3-15

3.2.15 J30, Imager Interface Connector 1

The connector J30 is a 13 x 2 double row header which is part of the imager interface.

It is used with connector J31. The pinout for the J30 connector is shown in the table

below.

Note: When using the imager the user needs to select the video input multiplier to

imager mode via I2C co ntrol registers in the MSP430.

Table 15: J30, Imager Interface Connector 1

Pin # Signal Pin # Signal

1 IMAGER_D4 2 IMAGER_D5

3 IMAGER_D6 4 IMAGER_D7

5 IMAGER_D8 6 IMAGER_D9

7 IMAGER_D10 8 IMAGER_D11

9 IMAGER_D2 10 IMAGER_D3

11 Ground 12 Ground

13 IMAGER_LINE_VALID 14 NC

15 NC 16 IMAGER_RESET

17 IMAGER_FRAME_VALID 18 I2C_DATA_IMG

19 I2C_SCLK_IMG 20 NC

21 IMAGER_VBUS 22 IMAGER_VBUS

23 IMAGER_PXCLK 24 Ground

25 Ground 26 Ground

Spectrum Digital, Inc

3-16 DM355 EVM Technical Reference

3.2.16 J31, Imager Interface Connector 2

The connector J31 is a 13 x 1 single row header which is part of the imager interface.

It is used with connector J30. The pinout for the J31 connector is shown in the table

below.

Note: When using the imager the user needs to select the video input multiplier to

imager mode via I2C control registers in the MSP430.

3.2.17 P1, Microphone In

The microphone input, P1 is a 3.5 mm. stereo jack. Both inputs are connected to the

microphone so it is monaural. The signal is connected to signals “MIC3R” and “MIC3L”

of the AIC33. The signals on the plug are shown in the figure below.

Table 16: J30, Imager Interface Connector 1

Pin # Signal

1 IMAGER_D0

2 IMAGER_D1

3NC

4NC

5NC

6NC

7NC

8NC

9NC

10 IMAGER_GBL_SHUTTER

11 IMAGER_TRG

12 NC

13 Ground

Microphone In

Ground

Figure 3-13, Microphone Input Jack

Spectrum Digital, Inc

3-17

3.2.18 P2, Headphone Out

The P2 connector is a 3.5 mm. stereo headphone output from the TVL320AIC33 on the

EVM. This connector is located on the top side of the board. A view of the connector

from the card edge is shown in the figure below. The signals present on this connector

are defined in the followi ng table.

3.2.19 P3, Line Out

The audio line out connector P3, is a stereo output. The output connector is a 3.5 mm

stereo jack. The signals on the mating plug are shown in the figure below.

Table 17: P2, Headphone Out Interface

Pin # AIC33 Signal

1Ground

2HPLOUT

3HPROUT

4NC

Table 18: P3, Audio Line Out Stereo Jack

Pin # AIC33 Signal

1Ground

2 LEFT_LO+

3RIGHT_LO+

4NC

Figure 3-14, P2, Headphone Out Interface

Stereo Line Out

Left Line Out

Ground

Figure 3-15, Audio Line Out Stereo Jack

Right Line Out

Spectrum Digital, Inc

3-18 DM355 EVM Technical Reference

3.2.20 P4, RS-232 UART

The P4 connector is a 9 pin make D-connector which provides a UART interface to the

EVM. This connector interfaces to the MAX 3221 RS-232 line driver (U34) and is

located on the top side of the board. A view of the connector from the card edge is

shown in the figure below. The signals present on this connector are defined in the

following table.

The pin numbers and their corresponding signals are shown in the table below. This

corresponds to a standard dual row to DB-9 connector interface used on personal

computers.

Table 19: P4, RS-232 Pinout

Pin # Signal Name

1NC

2 DM355 UART0 Rx Data

3 DM355 UART0 Tx Data

4NC

5GND

6NC

7Pin 8

8Pin 7

9NC

Figure 3-16, P4, DB9 Male Connector

6

7

8

9

12

34

5

Spectrum Digital, Inc

3-19

3.3.21 P5, Ethernet Interface

The P5 connector is located on the top side of the board and is used to provide an

Ethernet interface. P5 integrates the magnetics and standard RJ-45 connector. The

two tables below shoe the signals present on the magnetics interface and the

connector side.

The ethernet connector incorporates 2 LEDs which give link and transmit status from

the ethernet controller.

Table 20: P5, Magnetics/LEDs Interface Signals

Pin # Signal Pin # Signal

1 ENET_TXO+ 2 ENET_TXO-

3 ENET_RXI+ 4 ENET_2V5(RX Center Tap)

5 ENET_2V5(RX Center Tap) 6 ENET_RXI-

7NC8GND

9 VCC_3V3(LED1+) 10 ENET_LED1(LED1-)

11 VCC_3V3(LED2+) 12 ENET_LED2(LED2-)

Table 21: P5, RJ-45 Connector

Pin # Signal Pin # Signal

1 TX_DATA+ 2 TX_DATA-

3 RX_DATA+ 4 NC

5NC6RX_DATA-

7NC8 NC

Spectrum Digital, Inc

3-20 DM355 EVM Technical Reference

3.2.22 P6, Line In

Connector P6 is an stereo audio line input. The input connector is a 3.5 mm stereo jack.

The signals on the mating plug are shown in the figure below.

Table 22: P6, Headphone Out Interface

Pin # AIC33 Signal

1Ground

2LINE2L+

3LINE2R+

4NC

Right Line In

Ground

Figure 3-17, P6, Audio Line In Stereo Jack

Left Line In

Spectrum Digital, Inc

3-21

3.2.23 DC3, I/O Daughter Card Expansion

The DC3 connector is an I/O expansion interface for a daughter card. This is a

15 x 2 pinned female surface mount connector. The pinout for the DC3 connector is

shown in the table belo w.

The manufacturer and part number of this connector is: SAMTEC SFM-115-02-S-D-LC

A possible mating connector is: SAMTEC TFM-115-32-S-D-LC. This height is

.44 inches. Your actual height may vary.

Table 23: DC3, I/O Daughter Card Expansion

Pin # Signal Pin # Signal

1 SPI1_SDENA0 2 NC

3 SPI1_SDI 4 SPI_SDO

5 SPI1_CLK 6 DM355_TIMERIN3

7Ground8 Ground

9 McBSP_DR0 10 McBSP_DX0

11 McBSP_CLKR0 12 McBSP_CLKX0

13 McBSP_FSR0 14 McBSP_FSX0

15 Ground 16 Ground

17 SYS_RESETz 18 I2C_SCLK

19 UART1_TXD 20 I2C_DATA

21 UART1_RXD 22 Ground

23 Ground 24 GIO18

25 VCC_3V3 26 VCC_3V3

27 Ground 28 Ground

29 VCC_5V 30 VCC_5V

Spectrum Digital, Inc

3-22 DM355 EVM Technical Reference

3.2.24 DC5, TH8200 Daughter Card Interface

The DC5 connector is an expansion interface for the TH8200 daughter card. This is a

25 x 2 pinned female surface mount connector. The pinout for the DC5 connector is

shown in the table belo w.

The manufacturer and part number of this connector is: SAMTEC SFM-125-02-S-D-LC

A possible mating connector is: SAMTEC TFM-125-32-S-D-LC. This height is

.44 inches. Your actual height may vary.

Table 24: DC5, TH8200 Daughter Card Interface

Pin # Signal Pin # Signal

1 VDOUT_LCD_OE 2 GIO16

3 VDOUT_FIELD 4 GIO17

5 DM355_GIO6 6 DM355_GIO7

7Ground8Ground

9 VDOUT_C0 10 VDOUT_C1

11 VDOUT_C2 12 VDOUT_C3

13 VDOUT_C4 14 VDOUT_C5

15 VDOUT_C6 16 VDOUT_C7

17 Ground 18 Ground

19 VDOUT_EXTCLK 20 CDOUT_HSYNC

21 Ground 22 Ground

23 VDOUT_VCLK 24 CDOUT_VSYNC

25 Ground 26 Ground

27 VDOUT_Y0 28 VDOUT_Y1

29 VDOUT_Y2 30 VDOUT_Y3

31 VDOUT_Y4 32 VDOUT_Y5

33 VDOUT_Y6 34 VDOUT_Y7

35 Ground 36 Ground

37 I2C_SCLK 38 DC5_RESETn

39 I2C_DATA 40 Ground

41 VCC_1V8 42 VCC_1V8

43 Ground 44 Ground

45 VCC_3V3 46 VCC_3V3

47 Ground 48 Ground

49 VCC_5V 50 VCC_5V

Spectrum Digital, Inc

3-23

3.2.25 DC6, Expansion Connector

The DC6 connector is an expansion connector used to provide compatibility with the

THS8200 video daughter card. This is a 5 x 2 pinned female surface mount connector.

The pinout for the DC6 connector is shown in the table below.

The manufacturer and part number of this connector is: SAMTEC SFM-105-02-S-D-LC

A possible mating connector is: SAMTEC TFM-105-32-S-D-LC. This height is

.44 inches. Your actual height may vary.

3.2.26 DC7, Expansion Connector

Extra EMIF signals are available as general purpose I/O in some configurations.

Connector DC7 provides access to these pins. This is a 10 x 2 pinned female surface

mount connector. The pinout for the DC7 connector is shown in the table below.

Table 25: DC6, Vi deo Output Connector

Pin # Signal Pin # Signal

1NC2NC

3 VCC_3V3 4 Ground

5NC6NC

7NC8NC

9 Ground10Ground

Table 26: DC7, Expansion Connector

Pin # Signal Pin # Signal

1GIO542GIO67

3GIO654GIO31

5GIO636GIO64

7Ground8Ground

9 GIO62 10 GIO61

11 GIO60 12 GIO59

13 GIO58 14 GIO57

15 GIO56 16 GIO032

17 Ground 18 Ground

19 VCC_3V3 20 VCC_3V3

Spectrum Digital, Inc

3-24 DM355 EVM Technical Reference

3.2.27 U10, Infrared Interface

U10 is an infrared receiver mounted on the edge of the board. This device interfaces to

the MSP430 mircrocontroller. The view of U10 is shown from a board edge view in the

figure below.

The receiver supports interaction with an Infrared remote control included with your

EVM

3.3 LEDs

The EVM has ten (10) LEDs which are located on the top side of the board.

Informati on regar ding the LEDs are shown in the tabl e belo w.

Table 27: LEDs

LED # Use Color

DS5 +5 Volts present Green

DS14 User control via MSP430 I2CGreen

DS15 User control via MSP430 I2CGreen

DS16 User control via MSP430 I2CGreen

DS17 User control via MSP430 I2CGreen

DS18 User control via MSP430 I2CGreen

DS19 User control via MSP430 I2CGreen

DS20 User control via MSP430 I2CGreen

DS21 User control via MSP430 I2CGreen

DS22 Boot Mode Status Green

Figure 3-18, U10, IR Interface, Card Edge View

U10

PC Card

Spectrum Digital, Inc

3-25

3.4 Switches

The EVM has nine (9) switches. The function of these switches are shown in the table

below.

3.4.1 SW1, EMU0/1 Select Switch

SW1 is a 2 position DIP switch providing 4 options in selecting the state of the EMU0

and EMU1 pins on the TMS320DM355 processor. A view of the switch is shown in the

figure below. The selection options with this switch are in the table below.

* is the factory shipp ed con f ig urati on

Table 28: Switches

Switch Function Type

SW1 EMU0/EMU1 Control 4 Position DIP

SW5 Reset Push Button/Momentary

SW6 User Readable 4 Position DIP

SW7 AR M Boot Mo de Sele ct 2 Position DIP

SW10 User Readable Push Button/Momentary

SW11 User Readable Push Button/Momentary

SW12 User Readable Push Button/Momentary

SW13 User Readable Push Button/Momentary

SW14 User Readable Push Button/Momentary

Table 29: SW1, EMU0/1 Select

State at Reset

EMU1 EMU0 Function

L(0) L(0) Emulation Debug ARM JTAG Enabled

L(0) H(1) Not Defined

H(1) L(0) Not Defined

H(1) H(1) ICE PICK Mode *

Both ARM & DSP JTAG Enabled

Figure 3-19, SW1, EMU0/1 Select Switch

EMU0

EMU1

HL

S1

Raised NIB

Spectrum Digital, Inc

3-26 DM355 EVM Technical Reference

3.4.2 SW5, Reset Switch

Switch SW5 is a push button reset switch that will RESET the board. The MSP430

controls all reset and power monitoring logic on the EVM.

3.4.3 SW6, User Readable 4 Position DIP Switch

Switch SW6 is a 4 position DIP switch with each position being an input to the

MSP430 microcontroller and accessible to the DM355 via the I2C control registers.

The table below shows what signal each position appears on.

.

Table 30: SW6, User Readable 4 Position DIP Switch

Position Signal

1SW_DIP0

2SW_DIP1

3SW_DIP2

4SW_DIP3

Figure 3-20, SW6, User Readable 4 Position DIP Switch

SW6 4

Raised NIB

3

2

1

ON

Spectrum Digital, Inc

3-27

3.4.4 SW7, ARM Boot Mode Select

Switch SW7 is a 2 position DIP switch used to select the ARM Boot Mode. The figure

and table below show these options.

* default setting

3.4.5 SW10 - SW14

Switches S10 through SW14 are push button momentary switches that are inputs in to

the MSP430 microcontroller and accessible to the DM355 via I2C control registers on

the MSP430. The table below shows what signal each switch appears on.

Table 31: SW7, ARM Boot Mode Select

Pos 2 Pos 1 HW Code Function

ON ON 0 0 NAND boot CE0 *

ON OFF 0 1 NOR direct execute

OFF ON 1 0 Boot from SD/MMC

OFF OFF 1 1 Boot from UA RT

Table 32: SW10 - SW14, Processor Configuration/Boot Load Options

Switch Signal

SW10 PB_SW10

SW11 PB_SW11

SW12 PB_SW12

SW13 PB_SW13

SW14 PB_SW14

Figure 3-21, SW7, ARM Boot Mode Select

BOOT MODE

SW7

12

Raised NIB

ON

Spectrum Digital, Inc

3-28 DM355 EVM Technical Reference

3.5 Test Points

The EVM has 35 test points. All test points appear on the top of the board. The

following figure identifies the position of each test point. the next table list each test

point and the signa l appea r ing on that test point.

Figure 3-22, DM355 EVM, Test Points

TP1

TP5

TP8

TP13

TP27

TP21

TP25

TP39,TP40

TP31

TP30

TP32

TP36

TP11

TP41

TP12

TP29

TP42

TP6

TP26

TP33,TP34

TP37,TP38

TP22,TP23

TP27

TP3,TP4

TP9

TP7

TP10,TP43

TP2,TP14

Spectrum Digital, Inc

3-29

There are 12 power test points on the EVM. These test points provide a convenient

mechanism t o check the EVM’s multiple power supplies. The table below shows the

voltages for each test point and what the supply is used for.

Table 33: DM355 EVM Test Poin ts

Test Point

#Signal Test Point

#Signal

TP2 VCC_1V8 TP29 Ground

TP3 AIC33 MFP2 TP30 Ground

TP4 AIC33 MFP3 TP31 VCC_5V

TP10 EM_ADV/GIO032 TP32 3V3_PWR_OK

TP13 VDDA_DAC TP33 VCC_3V3

TP14 EM_CLK/GIO031 TP36 1V8_PWR_OK

TP21 CORE_PWR_OK TP37 VCC_1V8

TP23 VCC_1V3 TP39 TMS320DM355 MXI2

TP25 Ground TP40 TMS320DM355 MXO2

TP26 Ground TP41 TMS320DM355 MXI1

TP27 Ground TP42 TMS320DM355 MXO1

TP28 Ground TP43 EM_A7

Table 34: Power Test Points

Access

Test Point Voltage Shunt Power Domain

TP1 +1.8V 0.02 ohms VDDAHV3V3

TP5 +1.3V 0.02 ohms CVDD

TP6 +1.8V 0.02 ohms VDDA1V8 HSSI

TP7 +1.3V 0.02 ohms USB1V3

TP8 +3.3V 0.02 ohms USB3V3

TP9 +1.3V 0.02 ohms VDDA.PLL1 & 2

TP11 +3.3V 0.02 ohms VDD

TP12 +1.8V 0.02 ohms VDDS

TP22 +1.3V 0.02 ohms Main 1.3V

TP34 +3.3 V 0.0 25 ohm s M ain 3.3V

TP38 +1.8 V 0.0 25 ohm s M ain 1.8V

TP12 +1.8V 0.025 ohms DDR2 Power

Spectrum Digital, Inc

3-30 DM355 EVM Technical Reference

A-1

Appendix A

Schematics

This appendi x con tains the sc hem ati cs for the DM35 5 EVM.

Spectrum Digital, Inc

A-2 DM355 EVM Technical Reference

5

4

3

2

1

D D

C C

B B

A A

Size:

Date:

DW G NO Revision:

Sheet o f

Title:

Page Contents:

D2

SPECTRUM DIGITAL INCORPORATED

509902-0001

Wednes da y, January 30, 2008 1 26

B

DM355 Evaluation Module

TITLE SHEET

33 34

AA

ENGR

2

REVISI ON STATUS OF SHEETS

1

11

DATE

14 12 13

DATE

ENGR-MGR

MFG

7

DWN

DATE

8

DATE

10

DATE

CHK

RLSE

APPLICATION35

NEXT ASSY

DATE

6

DATE

9

QA

USED ON

4

15

DDD AA

AAD2A

R.R.P.

T.W.K.

R.R.P.

C.M.D.

R.R.P.

04/01/2007

16 17 18 19 20

21 22 23 24 25 04/01/2007

04/01/2007

AC AAAAA

AA

26 27 28 29 30

AA

31 32

A

D2

AA

A

DDD

AAA

D2

A Initial schematic ready for layout - Alpha Release

DESCRIPTIONREV APPROVEDDATE

04/01/07 RRP

SCHEMATIC CONTENTS

SHEET01 - TITLE

SHEET02 - DM355 SERIAL I/O

SHEET03 - DM355 DDR2 INTERFACE

SHEET04 - DM355 EMIF

SHEET05 - DM355 USB

SHEET06 - DM355 VIDEO

SHEET07 - DM355 JTAG,CLKS,RESET

SHEET08 - DM355 POWER/GND-pins

SHEET09 - DM355 DECOUPLING CAPS

SHEET10 - DDR2 MEMORY

SHEET11 - JTAG CONNECTORS

SHEET12 - NAND FLASH, SPI EEPROM, EMIF I/O DC

SHEET13 - RS232 INTERFACE

SHEET14 - SD/MMC IF - CE ATA IF

SHEET15 - VIDEO INPUT MULTIPLEXER

SHEET16 - IMAGER INTERFACE

SHEET17 - 5146 DECODER

SHEET18 - VIDEO DAUGHTER CARD IF

SHEET19 - AIC33

SHEET20 - DM9000A ENET CONTROLLER

SHEET21 - ETHERNET CONNECTOR

SHEET22 - MSP430

SHEET23 - LEDS/SWITCHED ETC

SHEET24 - I/O DAUGHTER CARD IF

SHEET26 - CORE PWR SUPPLY,MSP430 PWR SUPPLY

SHEET27 - 3V3 AND 1V8 POWER SUPPLY

00011011B

01011101B

AUDIO CODEC - 00110(MFP1)(MFP0) AIC33

VIDEO DECODER - 101110(I2CA)TVP5146

MSP430

ADDRESS

BINARY DEVICE FUNCTION

HEX

0x25

0x1B

0x5D

I2C Address Table

ADDRESS FUNCTION

HEX

Memory Address Table

00100011B RTC,IR CTL, IO CTL, POWER MONITOR

CHIP SELECT

NAND FLASH CS0 R/W

NAND FLASH CS1 R/W

CE0 - NAND CS0

CE0 - NAND CS1

0x0200 0000

0x0200 4000

A0A1A2A3A4A5A6A7A8A9A10A11A12A13A14

111111111111XX

FFF

BASE

WORD

1

ARM ADDRESSING

RRP07/01/07B Pre-production release - Beta Release

CE1 - PHY/MAC CHIP DM9000A READ WRITE0x0401 4000

09/01/07 RRPC Production release for 0.50 mm

RRPPre-production release for 0.65 mmD09/28/07

Spectrum Digital, Inc

A-3

5

4

3

2

1

D D

C C

B B

A A

I2C_DATA

I2C_SCLK

McBSP_DX1

McBSP_CLKX1

McBSP_FSX1

McBSP_DR1

McBSP_CLKR1

McBSP_FSR1

McBSP_CLKS1

SD0_DATA1

SD0_DATA2

SD0_CLK

SD0_DATA0

SD0_CMD

SD0_DATA3

SD1_DATA1

SD1_DATA2

SD1_CLK

SD1_DATA0

SD1_CMD

SD1_DATA3

McBSP_FSR0

McBSP_CLKR0

McBSP_DR0

McBSP_FSX0

McBSP_CLKX0

McBSP_DX0

CPU_GIO25

CPU_GIO26

CPU_GIO27

CPU_GIO28

CPU_GIO29

CPU_GIO30

VCC_3V3

UART0_TXD13

UART0_RXD13

McBSP_FSX119McBSP_CLKX119 McBSP_DX119

McBSP_CLKR119

McBSP_CLKS119 McBSP_FSR119

McBSP_DR119

SD1_CMD14

SD1_DATA214

SD1_DATA014

SD1_CLK14

SD1_DATA314

SD1_DATA114

SD0_CMD14

SD0_DATA214

SD0_DATA014

SD0_CLK14

SD0_DATA314

SD0_DATA114

I2C_DATA15,18,19,22,24

I2C_SCLK15,18,19,22,24

DEEPSLP_EN 22

McBSP_DX024 McBSP_CLKX024 McBSP_FSX024 McBSP_DR024 McBSP_CLKR024 McBSP_FSR024

DM350_GIO7 18

DM350_GIO6 18

SPI0_SDO 12

SPI0_SDI 12

SPI0_SCLK 12

SPI0_SDENA0 12

SPI1_SDO 24

SPI1_SDI 24

SPI1_SCLK 24

SPI1_SDENA0 24

ATA_CE_IO 14

DM350_TIMERIN3 24

UART1_TXD24

UART1_RXD24

ENET_INT 20

USB_ID_TOGGLE 5

MSP430_INT 22

Size:

Date:

DW G NO Revision:

Sheet o f

Title:

Page Contents:

D

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 2 26

B

DM355 Evaluation Module

DM355 SERIAL I/O

RN22 RPACK4-33

1

2

3

4 5

6

7

8

R135

2.2K R115

2.2K

RN9 RPACK8-33

1

2

3

4

5

6

7

89

10

11

12

13

14

15

16

RN21 RPACK8-33

1

2

3

4

5

6

7

8 9

10

11

12

13

14

15

16

RN23 RPACK4-33

1

2

3

4 5

6

7

8

DM355_65MM

U18-1

I2C_SCL / GIO14

R14

I2C_SDA / GIO15

R13

GIO0 C16

GIO1 E14

GIO2 F15

GIO3 G15

GIO4 B17

GIO5 D15

GIO6 B18

GIO7 C17

ASP0_CLKR/GIO26

F17

ASP0_CLKX/GIO29

F18

ASP0_DR/GIO27

E18

ASP0_DX/GIO30

H15

ASP0_FSR/GIO25

F16

ASP0_FSX/GIO28

G17

ASP1_CLKR

D18

ASP1_CLKS

D17

ASP1_CLKX

D19

ASP1_DR

C19

ASP1_DX

C18

ASP1_FSR

E17

ASP1_FSX

E16

MS/SD0_CLK

A15 MS_BS/SD0_CMD

C14

MS/SD0_DAT0

B14 MS/SD0_DAT1

D14 MS/SD0_DAT2

B13 MS/SD0_DAT3

A14

SD1_CLK / GIO24

C15 SD1_CMD / GIO23

A17

SD1_D0 / TXD2 / GIO19

A18 SD1_D1 / RXD2 / GIO20

B15 SD1_D2 / CTS2 / GIO21

A16 SD1_D3 / RTS2 / GIO22

B16

SPI0_SCLK C12

SPI0_SDENA0 B12

SPI0_SDI A12

SPI0_SDO B11

SPI1_SCLK / GIO10 C13

SPI1_SDENA / GIO11 E13

SPI1_SDI / GIO9 A13

SPI1_SDO / GIO8 E12

UART0_RXD0

U18

UART0_TXD0

T18

UART1_RXD1/GIO013

R15

UART1_TXD1/GIO012

R17

Spectrum Digital, Inc

A-4 DM355 EVM Technical Reference

5

4

3

2

1

D D

C C

B B

A A

DDR_DQ3

DDR_STRBEN_DEL

DDR_DQ0

DDR_DQ1

DDR_DQ2

DDR_DQ4

DDR_DQ8

DDR_DQ9

DDR_DQ7

DDR_DQ5

DDR_DQ6

DDR_DQ14

DDR_DQ10

DDR_DQ13

DDR_DQ12

DDR_DQ11

DDR_DQ15

DDR_DQS0

DDR_DQS1

DDR_DQM0

DDR_DQM1

DDR_A13

DDR_A1

DDR_A0

DDR_A2

DDR_A3

DDR_A4

DDR_A7

DDR_A6

DDR_A5

DDR_A9

DDR_A10

DDR_A11

DDR_A8

DDR_A12

DDR_BA0

DDR_BA1

DDR_BA2

DDR_CKE

DDR_CLKP

DDR_CLKN

DDR_CAS

DDR_RAS

DDR_WE

DDR_CS

VREF_STLDDR_STRBEN

VCC_3V3

DDR_DQ010

DDR_DQ110

DDR_DQ210

DDR_DQ310

DDR_DQ410

DDR_DQ510

DDR_DQ610

DDR_DQ710

DDR_DQ810

DDR_DQ910

DDR_DQ1010

DDR_DQ1110

DDR_DQ1210

DDR_DQ1410

DDR_DQ1310

DDR_DQ1510

DDR_BA0 10

DDR_BA1 10

DDR_CAS 10

DDR_CLKP 10

DDR_RAS 10

DDR_WE 10

DDR_CLKN 10

DDR_BA2 10

DDR_DQM010

DDR_DQM110

DDR_A13 10

DDR_A10 10

DDR_A8 10

DDR_A5 10

DDR_DQS110

DDR_DQS010

DDR_A12 10

DDR_A9 10

DDR_A11 10

DDR_A7 10

DDR_A4 10

DDR_A6 10

DDR_A3 10

DDR_A2 10

DDR_A1 10

DDR_A0 10

DDR_CKE 10

DDR_CS 10

VREF_STL 10

Size:

Date:

DW G NO Revision:

Sheet o f

Title:

Page Contents:

D

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 3 26

B

DM355 Evaluation Module

DM355 DDR INTERFACE

Trace to DDR memory

for delay compensation

This net is equal to the DDR_CLKP ( or DDR_CLKN )

plus

the length of DDR_DQXX Average Trace length

TP1

12

DM355_65MM

U18-4

DDR_A0 V2

DDR_A1 V3

DDR_A10 V6

DDR_A11 W7

DDR_A12 V7

DDR_A13 U6

DDR_A2 W2

DDR_A3 W3

DDR_A4 V4

DDR_A5 W4

DDR_A6 U5

DDR_A7 V5

DDR_A8 W5

DDR_A9 W6

DDR_BA0 U8

DDR_BA1 U7

DDR_BA2 V8

DDR_CAS V9

DDR_CKE V10

DDR_CLKN W8

DDR_CLKP W9

DDR_CS T8

DDR_DQ0

V11

DDR_DQ1

W11

DDR_DQ10

W14

DDR_DQ11

W15

DDR_DQ12

U16

DDR_DQ13

W16

DDR_DQ14

V16

DDR_DQ15

W17

DDR_DQ2

U11

DDR_DQ3

T11

DDR_DQ4

U12 DDR_DQ5

W12

DDR_DQ6

V13

DDR_DQ7

W13

DDR_DQ8

U13

DDR_DQ9

V14

DDR_DQM0

T12

DDR_DQM1

U15

DDR_DQS0

V12

DDR_DQS1

V15

DDR_RAS T6

DDR_GATE0

W18

DDR_GATE1

V17

DDR_ZN T9

DDR_WE W10

DDR_VREF U10

VSSA_DLL R11

VDDA33DDR_DLL R10

E1

NFM2012P13C105F

1 3

2

C1

2.2uF

R30

C2

0.01uF

C3

0.01uF

R10.020

R250 OHM 0.5%

Spectrum Digital, Inc

A-5

5

4

3

2

1

D D

C C

B B

A A

EM_D9

EM_D10

EM_D11

EM_D0

EM_D12

EM_D13

EM_D14

EM_D15

EM_D1

EM_D2

EM_D3

EM_D4

EM_D5

EM_D6

EM_D7

EM_D8

EM_D[15..0]

GIO56

EM_A1

EM_A2

EM_OE

EM_WE

EM_BA1

GIO67

EM_A12

GIO62

GIO63

GIO65

GIO64

GIO31

GIO032

GIO57

GIO58

GIO59

GIO60

GIO62

GIO63

GIO64

GIO61

GIO65

EM_A12

GIO67

GIO54

ENET_CE

EM_CE0

VCC_3V3

VCC_3V3 VCC_3V3

VCC_3V3

VCC_3V3 VCC_3V3

EM_D[15..0]12,20

EM_OE 12,20

EM_WE 12,20

EM_CE0 12

EM_WAIT12

EM_BA1 20

ENET_CE 20

EM_A12 12

EM_A2 12

EM_A1 12

GIO032 12

GIO54 12

GIO67 12

GIO65 12

GIO31 12

GIO64 12

GIO63 12

GIO62 12

GIO61 12

GIO60 12

GIO59 12

GIO58 12

GIO57 12

GIO56 12

GIO6112

Size:

Date:

DWG NO Revision:

Sheet of

Title:

Page Contents:

C

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 4 26

B

DM355 Evaluation Module

DM355 EMIF

SW7 Boot Select Setting for ARM Boot Mode:

POS 2 POS 1

OFF OFF

OFF

ON

ON ON BOOT ROM - NAND LOAD FROM CE0

NOT AVAILABLE

BOOT ROM - LOAD FROM UART

BOOT ROM - LOAD FROM SD/MMC

1 1 0 1 NAND CFG

0 0

HW CODE

1 1

0 1

1 0

Note:

ICE PICK Mode may have an issue booting from Reset

EMU0 = 1, EMU1 = 1

use ARM Mode

EMU0 = 0, EMU1 = 0

See page 11 for more information

NAND BO OT STATUS

TP43 1

RN13 RPACK4-33

1

2

3

4 5

6

7

8

R19

NO-POP

RN11 RPACK4-33

1

2

3

4 5

6

7

8

R225

330

1

2

ON

SW7

DIP_SWITCH_2

1

23

4

RN19

RPACK4-33

1

2

3

4 5

6

7

8

DS22

LED

R229

10K

R17

NO-POP

R149

20K

R14

1K

R230

10K

R150

20K

RN14 RPACK4-33

1

2

3

45

6

7

8

RN16 RPACK4-33

1

2

3

45

6

7

8

R15

1K

U19

SN74LVC1G08

1

24

53

RN18 RPACK4-33

1

2

3

4 5

6

7

8

R151

10K

DM355_65MM

U18-3

EM_A00 / GIO056 M16

EM_A03 / GIO057 N18

EM_A04 / GIO058 P15

EM_A05 / GIO059 R19

EM_A06 / GIO060 P18

EM_A07 / GIO061 P16

EM_A08 / GIO62 / CFG0 T19

EM_A09 / GIO63 / CFG1 P17

EM_A1 / AL E N17

EM_A10 / GIO64 / CFG2 R18

EM_A11 / GIO65 / CFG3 R16

EM_A12 / GIO66 / BTSEL0 U19

EM_A13 / GIO67 / BTSEL1 V19

EM_A2 /CLE N15

EM_ADV / GIO032 H16

EM_BA0 / GIO054 / EM_A14 N19

EM_BA1 / GIO055 P19

EM_CE0 / GIO037 J16

EM_CE1 / GIO036 G19

EM_CLK / GIO031 E19

EM_D00 / GIO038

H18

EM_D01 / GIO039

J17

EM_D02 / GIO040

H19

EM_D03 / GIO041

J18

EM_D04 / GIO042

L15 EM_D05 / GIO043

J19

EM_D06 / GIO044

K17

EM_D07 / GIO045

K19

EM_D08 / GIO046

L16

EM_D09 / GIO047

K18

EM_D10 / GIO048

L19

EM_D11 / GIO049

L17

EM_D12 / GIO050

L18

EM_D13 / GIO051

M15

EM_D14 / GIO052

M19

EM_D15 / GIO053

M18

EM_OE / GIO034 F19

EM_WA IT / GI O033

G18

EM_WE / GIO035 J15

R10

10K

R152

10K

R96 33 R12

10K

RN10 RPACK4-33

1

2

3

4 5

6

7

8

RN17 RPACK4-33

1

2

3

45

6

7

8

RN12 RPACK4-33

1

2

3

4 5

6

7

8

C249

0.1uF

R97

10K

R18

1K

RN15 RPACK4-33

1

2

3

45

6

7

8

R16

NO-POP

Spectrum Digital, Inc

A-6 DM355 EVM Technical Reference

5

4

3

2

1

D D

C C

B B

A A

USB_VBUS

USB_ID

USB_VBUS_CONN

USB_DM

USB_DP USB_DP

USB_DM

USB_VBUSUSB_VBUS_PWR

DRV_VBUS

USB_ID

VCC_3V3

VCC_5V

USB_ID_TOGGLE2

Size:

Date:

DW G NO Revision:

Sheet o f

Title:

Page Contents:

D2

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 5 26

B

DM355 Evaluation Module

DM355 USB

NO-PO P FOR TEST SPE CTRUM DIGITAL TEST ONLY

DIFFERE NTIAL PAIR

90 OHM DIFFERENTIAL

IMPEDANCE

SHOR T AND STRAIGHT AS

POSSIBLE,

MINI MUM NUMBER OF VIAS

USE INTERNAL CONTROL REGISTER

TO FLIP DM/DP POLARITIES

DIFFERENTIAL P AIRS

PLAC E THESE RESISTORS CLOSE TO DM355

SPARE JUMPERS

R11

1K

R191

10K

R190

10K

R113 10K

L67

BLM21PG221SN1

R194

0

U24

TPS61092RSA

PGND3

7

VBAT

8ENABLE

11 FB 14

OUT1 1

LBO 12

SW1

3

LBI

9

PGND1

5PGND2

6GND1 13

OUT2 16

OUT3 15

SW2

4

PWRPAD

17

NC 2

SYNC

10

J10

HEADER 2

1

2

R13

10K

R440

0

DM355_65MM

U18-7

RSV02 K1

RSV01 J1

RSV04 M1

RSV03 L1

USB_DP A7

USB_ID D5

USB_R1 C7

USB_VBUS E5

USB_DM A6

USB_DRVVBUS C5

VSS_USB_REF C8

S

D

G

Q1

IRLML6401

R188

100K

+C241

100uF

R92

100

C159

NO-POP

J5 miniAB

VBUS

1D-

2D+

3

GND

5ID

4

S1

6S2

7S3

8S4

9

L15

7.3uH

R193

NO-POP

R192 10K

R216

10K

J35

4 HEADER

1

2

3

4

C160

1uF

J13

HEADER 4X2

2

4

6

8

1

3

5

7

+

C627

100uF

R93

100

+

C240

6.8uF

R213

NO-POP

J9

HEADER 2

1

2

R1 89 10K 1%

R227 0

C618

1uF

Q3

BSS138

Q4

BSS138

R212

NO-POP

L72

BLM21PG221SN1

R214

10K

+

C239

10uF

Spectrum Digital, Inc

A-7

5

4

3

2

1

D D

C C

B B

A A

VDDA_DAC

VREF

IBIAS

VSSA_DAC

CPU_YOUT0

CPU_YOUT1

CPU_YOUT7

CPU_YOUT2

CPU_YOUT4

CPU_YOUT3

CPU_YOUT5

CPU_YOUT6

CPU_COUT2

CPU_COUT1

CPU_COUT0

CPU_COUT4

CPU_COUT5

CPU_COUT3

CPU_COUT7

CPU_COUT6

CPU_COUT5

CPU_COUT4

CPU_COUT3

CPU_COUT2

CPU_COUT1

CPU_COUT0

CPU_YOUT7

CPU_YOUT6

CPU_YOUT5

CPU_YOUT4

CPU_YOUT3

CPU_YOUT2

CPU_YOUT1

CPU_YOUT0

CPU_COUT6

CPU_COUT7

VCC_1V8

DSP_GND DSP_GND DSP_GND

DSP_GND

VDIN_PCLK15

VDIN_C115 VDIN_C215 VDIN_C315

VDIN_C015

VDIN_Y015 VDIN_Y115 VDIN_Y215 VDIN_Y315 VDIN_Y415 VDIN_Y515 VDIN_Y615 VDIN_Y715

VDIN_WEN15 VDIN_VD15 VDIN_HD15

VDIN_C415 VDIN_C515 VDIN_C615 VDIN_C715

VDOUT_EXTCLK 18

VDOUT_VCLK 18

VDOUT_FIELD 18

VDOUT_LCD_OE 18

VDOUT_HSYNC 18

VDOUT_VSYNC 18

VDOUT_C0 18

VDOUT_Y0 18

VDOUT_Y1 18

VDOUT_Y2 18

VDOUT_Y3 18

VDOUT_Y4 18

VDOUT_Y5 18

VDOUT_Y6 18

VDOUT_C4 18

VDOUT_C5 18

VDOUT_C6 18

VDOUT_C7 18

VDOUT_C1 18

VDOUT_C2 18

VDOUT_C3 18

VDOUT_Y7 18

Size:

Date:

DW G NO Revision:

Sheet o f

Title:

Page Contents:

A

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 6 26

B

DM355 Evaluation Module

DM355 VIDEO

C195

270pF

R67 1000 1%

C197

0.01uF

L19 3uH

RN32 RPACK4-33

1

2

3

4 5

6

7

8

RN30 RPACK8-33

1

2

3

4

5

6

7

8 9

10

11

12

13

14

15

16

R68 2550 1%

C196

2.2uF

L20

BLM21B050S

R91 33

R147 1070 1%

C194

270pF

DM355_65MM

U18-6

CIN0

J3 CIN1

L3 CIN2

J5 CIN3

J4 SPI2_SDI/CIN4

L4 SPI2_SEN/CIN5

M3 SPI2_SDO/CIN6

K5 SPI2_CLK/CIN7

N3

PWM3B / COUT0 F4

PWM3A / COUT1 F3

RTO3/COUT2 E4

RTO2/COUT3 E3

RTO1/COUT4 D3

RTO0/COUT5 C1

GIO80/PWM1/COUT6 D2

GIO81/PWM0/COUT7 C2

CAM_HD

N5 CAM_VD

R4 GIO83/ CAM_WEN

R5 GIO69/EXTCLK G3

GIO70 / FIELD H4

HSYNC F5

IBIAS

F2

IOUT

E1

PCLK

T3

TVOUT

F1

VCLK H3

VDDA18_DAC

L7

VREF

J7

VFB

G1

VSSA_DAC

L8

VSYNC G5

YIN0

P5 YIN1

P2 YIN2

P4 YIN3

R3 YIN4

P3 YIN5

M5 YIN6

M4 YIN7

L5

YOUT0 B1

YOUT1 A2

YOUT2 A3

YOUT3 B2

YOUT4 B3

YOUT5 B4

YOUT6 A4

YOUT7 C3

GIO71/LCD_OE H5

RN31 RPACK8-33

1

2

3

4

5

6

7

8 9

10

11

12

13

14

15

16

C193 0.1uF

E6

NFM21PC474R1C3D

1 3

2

TP13

1 2

C198

0.01uF

R90 0

R146 0.020

J4

RCA JACK

1

2

Spectrum Digital, Inc

A-8 DM355 EVM Technical Reference

5

4

3

2

1

D D

C C

B B

A A

DM350_RESETn

VCC_3V3

CPU_EMU111

CPU_EMU011

CPU_TDO11

CPU_RTCK11

CPU_TCK11

CPU_TDI11

CPU_TMS11

CPU_TRSTn11

GIO18 24

GIO17 18

GIO16 18

CPU_RESETz22

ARM_RSTn11

DM350_RESETn 22

Size:

Date:

DW G NO Revision:

Sheet o f

Title:

Page Contents:

A

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 7 26

B

DM355 Evaluation Module

DM355 JTAG,RESET,CLOCKS

R204 NO-POP

C2 37 27 pF

TP39

1

C2 34 27 pF

R347 360

R205 NO-POP

C235 27 pF

Y2

24MHz

TP40

1

TP41

1

DM355_65MM

U18-5

GIO018 / CLKOUT1 D12

GIO017 /CLKOUT2 A11

GIO016 / CLKOUT3 C11

TCK

E10

TDI

D9

TDO

E9

TMS

D8

EMU0

E8

EMU1

E7

TRST

C9

VSS_MX1 C10

VSS_MX2 P1

MXI1 A9

MXI2 R1

MXO1 B9

MXO2 T1

RESET

D11

RTCK

E11

U23

SN74LVC1G08

1

24

53

TP42

1

C238

0.1uF

Y3

27MHz

C236 27 pF

Spectrum Digital, Inc

A-9

5

4

3

2

1

D D

C C

B B

A A

VCC_1V3

VCC_1V3 CPU_CVDD

CPU_VDD

CPU_VDD_DDR

CPU_ALT_VDD

VCC_1V3

CPU_CVDD

CPU_VDD

CPU_VDD_DDR

CPU_VDD

CPU_ALT_VDD

VCC_1V8

VCC_3V3

VCC_1V3

Size:

Date:

DW G NO Revision:

Sheet o f

Title:

Page Contents:

D

SPECTRUM DIGITAL INCORPORATED

509902-0001

Wednes da y, January 30, 2008 8 26

B

DM355 Evaluation Module

DM355 POWER

NOT P OPULATED

E4

NFM21PC474R1C3D

13

2

L18

BLM21B050S

E5

NFM21PC474R1C3D

13

2

TP6

12

C154

0.1uF

TP12

1 2

C155

0.001uF

R114

0C112

NO-POP

C121

0.01uF

C125

0.01uF

C120

0.01uF

C147

4.7uF

E2

NFM21PC474R1C3D

1 3

2

C119

0.01uF

C115

1.0uF

C122

1.0uF

R34 NO-POP

TP11

12

C127

2.2uF

C124

0.01uF

R26

0

TP8

12

E3

NO-POP 13

2

C171

2.2uF

DM355_65MM

U18-2

RSV05 N2

CVDD

A1 CVDD

J11 CVDD

J12 CVDD

J13 CVDD

K6 CVDD

K11 CVDD

K12 CVDD

L11 CVDD

L12 CVDD

N6 CVDD

R7 CVDD

A10 CVDD

R8 CVDD

T17 CVDD

W19 CVDD

B19 CVDD

C4 CVDD

G6 CVDD

G11 CVDD

H10 CVDD

H13 CVDD

H17

VDDA_PLL1

G12 VDDA_PLL2

H9

VDDD13_USB C6

VDDA13_USB H7

VDDA33_USB J8

VDD_DDR

M9 VDD_DDR

T14 VDD_DDR

P9 VDD_DDR

P10 VDD_DDR

P11 VDD_DDR

P12 VDD_DDR

P13 VDD_DDR

P14 VDD_DDR

R9 VDD_DDR

R12

VDD

F9

VDD

L13 VDD

M10 VDD

M11 VDD

M12 VDD

M13 VDD

N11 VDD

N12 VDD

F10 VDD

F11 VDD

F12 VDD

F13 VDD

F14 VDD

G8 VDD

G14 VDD

K15

VSS A5

VSS G2

VSS G9

VSS H1

VSS H2

VSS H6

VSS H11

VSS H14

VSS J2

VSS J6

VSS J10

VSS A8

VSS J14

VSS K3

VSS K9

VSS K10

VSS K14

VSS L2

VSS L9

VSS L10

VSS L14

VSS M6

VSS A19

VSS M7

VSS M8

VSS M14

VSS M17

VSS N1

VSS N8

VSS N9

VSS N14

VSS R2

VSS R6

VSS B5

VSS T2

VSS T5

VSS T15

VSS B10

VSS D1

VSS E2

VSS E15

VSS B8

VSSA_PLL1

H12 VSSA_PLL2

J9

NC

H8

RSV07 K2

VSSA1P3USB.1 E6

VSSA_3P3_USB B7

VSSD1P3USB D6

VDD

L6

VDD_VIN

P6 VDD_VIN

P7 VDD_VIN

P8

VDD_VOUT

F6 VDD_VOUT

F7 VDD_VOUT

F8

VDD

K8

RSV07 M2

VDDA33_USB_PLL B6

VSS U1

VSS U2

VSS U3

VSS U4

VSS U9

VSS U14

VSS U17

VSS V1

VSS V18

VSS W1

C146

2.2uF

C117

0.01uF

R27NO-POP

C113

NO-POP C111

NO-POP

C156

0.1uF

R33 0.020

C170

1.0uF

TP9

1 2

C123

1.0uF

C153

0.1uF

C145

1.0uF

TP7

12

R280.020

C188

1.0uF

L17

BLM21B050S

C116

1.0uF

R310.020

C118

0.01uF

R32 0.020

C126

0.01uF

C172

4.7uF

TP5

12

R30 0.020

C189

4.7uF

C157

0.001uF

R35 0

R36 0.020

C187

2.2uF

Spectrum Digital, Inc

A-10 DM355 EVM Technical Reference

5

4

3

2

1

D D

C C

B B

A A

CPU_CVDD

CPU_VDD

CPU_VDD_DDR

CPU_ALT_VDD

Size:

Date:

DW G NO Revision:

Sheet of

Title:

Page Contents:

A

SPECTRUM DIGITAL INCORPORATED

509902-0001

Wednes da y, January 30, 2008 9 26

B

DM355 Evaluation Module

DM350 DECOUPLING CAPACITORS

C168

0.01uF C148

0.01uF

C149

0.01uF

C143

0.01uF

C166

0.01uF

C20

0.01uF

C139

0.01uF C134

0.01uF

C165

0.01uF

C131

0.01uF

C151

0.01uF

C183

0.01uF

C129

0.01uF

C135

0.01uF C128

0.01uF

C178

0.01uF C173

0.01uF

C21

0.01uF

C136

0.01uF

C177

0.01uF

C182

0.01uF

C174

0.01uF

C180

0.01uF

C184

0.01uF

C132

0.01uF

C144

0.01uF C130

0.01uF

C163

0.01uF

C141

0.01uF

C152

0.01uF

C140

0.01uF

C150

0.01uF

C185

0.01uF

C176

0.01uF

C137

0.01uF

C167

0.01uF

C133

0.01uF

C164

0.01uF

C179

0.01uF

C138

0.01uF

C142

0.01uF

C169

0.01uF

C186

0.01uF C181

0.01uF

C175

0.01uF

Spectrum Digital, Inc

A-11

5

4

3

2

1

D D

C C

B B

A A

DDR_DQ3

DDR_CLKP

DDR_CLKN

DDR_CAS

DDR_RAS

DDR_CS

DDR_WE

DDR_DQS0

DDR_DQS1

DDR_DQM0

DDR_DQM1

DDR_A13

DDR_A1

DDR_A0

DDR_A2

DDR_A3

DDR_A4

DDR_A7

DDR_A6

DDR_A5

DDR_A9

DDR_A10

DDR_A11

DDR_A8

DDR_A12

DDR_BA0

DDR_BA1

DDR_CKE

DDR_BA2

DDR_DQ0

DDR_DQ1

DDR_DQ2

DDR_DQ4

DDR_DQ8

DDR_DQ9

DDR_DQ7

DDR_DQ5

DDR_DQ6

DDR_DQ14

DDR_DQ10

DDR_DQ13

DDR_DQ12

DDR_DQ11

DDR_DQ15

DDR_VDD

VREF_STL

DDR_VDD

VCC_1V8

DDR_DQ0 3

DDR_DQ1 3

DDR_DQ2 3

DDR_DQ3 3

DDR_DQ4 3

DDR_DQ5 3

DDR_DQ6 3

DDR_DQ7 3

DDR_DQ8 3

DDR_DQ9 3

DDR_DQ10 3

DDR_DQ11 3

DDR_DQ12 3

DDR_DQ14 3

DDR_DQ13 3

DDR_DQ15 3

DDR_CS 3

DDR_WE 3

DDR_DQM1 3

DDR_CKE 3

DDR_CAS 3

DDR_RAS 3

DDR_CLKN 3

DDR_CLKP 3

DDR_A0 3

DDR_A1 3

DDR_A2 3

DDR_A3 3

DDR_A4 3

DDR_A5 3

DDR_A6 3

DDR_A7 3

DDR_A8 3

DDR_A9 3

DDR_A10 3

DDR_A11 3

DDR_A12 3

DDR_A13 3

DDR_BA0 3

DDR_BA1 3

DDR_BA2 3

DDR_DQS0 3

DDR_DQS1 3

DDR_DQM0 3

VREF_STL3

Size:

Date:

DW G NO Revision:

Sheet o f

Title:

Page Contents:

A

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 10 26

B

DM355 Evaluation Module

DDR2 MEMORY

C9

0.01uF

R6

1K 1%

U2

MT47H64M16BT-37E

N.C.3

A1 N.C.4

A2 N.C.5

A8 N.C.6

A9 N.C.7

AA1 N.C.8

AA2 N.C.9

AA8 N.C.10

AA9

N.C.2

D2 N.C.1

H2

VDD

D1

VDDQ

F1

VDD

H1

VDDQ

K1

VDDL

M1

VDD

V1

VDDQ

F7 VDDQ

K7 VDDQ

D9 VDDQ

F9

VDDQ

H9 VDDQ

K9

VDD

M9 VDD

R9 VDDQ

F3 VDDQ

K3

VSS

T1 VSS

D3 VSS

H3 VSS

M3 VSS

U9

VSSQ

E2 VSSQ

G2 VSSQ

J2 VSSQ

L2 VSSQ

D7 VSSQ

E8 VSSQ

G8 VSSQ

H7 VSSQ

J8 VSSQ

L8

VSSDL

M7

DQ0 K8

DQ1 K2

DQ2 L7

DQ3 L3

DQ4 L1

DQ5 L9

DQ6 J1

DQ7 J9

DQ8 F8

DQ9 F2

DQ10 G7

DQ11 G3

DQ12 G1

DQ13 G9

DQ14 E1

DQ15 E9

A0 R8

A1 R3

A2 R7

A3 T2

A4 T8

A5 T3

A6 T7

A7 U2

A8 U8

A9 U3

A10 R2

A11 U7

A12 V2

NC/A13 V8

RFU1

V3 RFU2

V7

LDQS J7

LDQS H8

UDQS E7

UDQS D8

CK M8

CK N8

RAS N7

ODT

N9

CAS P7

CS P8

UDM E3

LDM J3

VREF

M2

WE N3

BA0 P2

BA1 P3

BA2 P1

CKE N2

C11

0.01uF

TP212

C6

0.01uF C8

0.01uF

C5

2.2uF

C15

0.01uF

C4

4.7uF R5

0.020

C14

0.01uF

C7

0.01uF

R8 0

C10

0.01uF

R7

1K 1%

C13

0.01uF

C12

0.01uF

Spectrum Digital, Inc

A-12 DM355 EVM Technical Reference

5

4

3

2

1

D D

C C

B B

A A

ARM_TCK

B_ARM_TCKRET

TI_EMU0

ARM_TDI

ARM_TDO

ARM_TCK

ARM_TRSTn

ARM_TMS

TI_PWR_DECT

ARM_TMS

TI_TMS

ARM_TDO

TI_TCK_RET

ARM_TDI

TI_TDI

TI_TDO

ARM_TRSTn

TI_TRSTn

ARM_RSTn

TI_TCK

ARM_TCKRET

TI_EMU1

VCC_3V3

ARM_RSTn 7

CPU_TRSTn 7

CPU_TMS 7

CPU_TDI 7

CPU_TDO 7

CPU_RTCK 7

CPU_TCK 7

CPU_EMU0 7

CPU_EMU1 7

Size:

Date:

DW G NO Revision:

Sheet o f

Title:

Page Contents:

A

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 11 26

B

DM355 Evaluation Module

JTAG INTERFACE

KEY

14 P IN TI JTAG INTERFACE

20 PIN ARM JTAG INTERFACE

ARM_DEBUG_REQ

ARM_DEBUG_ACK

SWITCH CONTROLS JTAG TAP:

EMU1 EMU0 FUNCTION

0 0

0 1

1 0

1 1 ICE PICK MODE *

ARM MODE

RESERVED

* DEFAULT

R25 33

R105

2.2K

R23 33

R111

10k

R39

2.2K

R102

10K

R38 33

J8

SAMTEC-TSM-110-DV

1

3

5

7

9

11

13

15

17

19

2

4

6

8

10

12

14

16

18

20

R24 33

R22 33

J6

TSW-107-14-G-D-006

TRST

2GND

4nc

6GND

8GND

10 GND

12 EMU1

14

TMS 1

TDI 3

PD 5

TDO 7

TCKRET 9

TCK 11

EMU0 13

R103

0

SW1

CASD20TB

1

2

3

4

5

6

R98

10K

R20 33

R104

2.2K

R29 33

R101

0

R37 33

Spectrum Digital, Inc

A-13

5

4

3

2

1

D D

C C

B B

A A

EM_D0

EM_D1

EM_D2

EM_D3

EM_D[15..0]

EM_D4

EM_D5

EM_D6

EM_D7

NAND_ALE

NAND_CLE

EM_WE

NAND_RB

NANDCE

NANDCE2

NAND_RE

VCC_3V3

VCC_3V3 VCC_3V3

VCC_3V3

EM_D[15..0] 4,20

EM_A14EM_WE4,20

EM_A24

EM_CE04

EM_WAIT4

EM_OE4,20

EM_A124

GIO624GIO61 4

GIO64 4

GIO604GIO59 4

GIO584GIO57 4

GIO544

GIO67 4

GIO634GIO65

4 GIO31 4

GIO032 4GIO564

SPI0_SDI2

SPI0_SDENA02

SPI0_SCLK 2

SPI0_SDO 2

Size:

Date:

DW G NO Revision:

Sheet o f

Title:

Page Contents:

D2

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 12 26

B

DM355 Evaluation Module

NAND FLASH , SPI EEPROM, EMIF I/O DC

R226 0

R107 0

C247

0.1uF

C366

0.1uF

R162

10 K

R21

10K

TP10

1

C17

2.2uF

TP14

1

A

B

C

U5

1GAU97TYPE5

1

2

4

5

3

6

C248

0.1uF

R161

10 K

DC7

SMT RECPTACLE 10X2

2

4

6

8

10

12

14

16

18

20

1

3

5

7

9

11

13

15

17

19

C18

0.1uF

R159 0

R9

10 K

R106 0

XU3

SOCKET48

C16

0.1uF

R224 0

U3

MT29F16G08FAAWC:A

I/O7 44

I/O6 43

I/O5 42

I/O4 41

VCC.1

12

I/O3 32

I/O2 31

I/O1 30

I/O0 29

VSS.2 36

RE

8CE

9

VCC.2 37

DNU/VSS 38

CLE

16 ALE

17 WE

18 WP

19

NC.1

1NC.2

2NC.3

3NC.4

4NC.5

5

NC.11

11

VSS.1

13

R/B2n

6R/Bn

7

CE2

10

NC.14

14 NC.15

15

NC.20

20 NC.21

21 NC.22

22 NC.23

23 NC.24

24 DNU.25 25

DNU.26 26

NC.27 27

NC.28 28

NC.33 33

NC.34 34

NC.35 35

NC.39 39

NC.40 40

NC.45 45

NC.46 46

NC.47 47

DNU.48 48

R309

10K

R158 0

A

B

C

U4

1GAU97TYPE7

1

2

4

5

3

6

U65

AT25640AN-10SU-2.7

CS

1

SI 5

GND

4

VCC 8

HOLD 7

WP

3SO

2SCK 6

R310 10K

Spectrum Digital, Inc

A-14 DM355 EVM Technical Reference

5

4

3

2

1

D D

C C

B B

A A

UART0_TXD

UART0_RXD

VCC_3V3

VCC_3V3 VCC_3V3

GND_E_RS232GND_E_RS232

GND_E_RS232

UART0_TXD2

UART0_RXD2

Size:

Date:

DWG NO Revision:

Sheet o f

Title:

Page Contents:

A

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 13 26

B

DM355 Evaluation Module

RS232

SILKSCREEN:

UART

R163

10K

+C200

10uF R164

10K

P4

DB9-MALE

5

9

4

8

3

7

2

6

1

A B

C199

1uF

C207

1uF

C202

10pF

C206

1uF

L58

BLM21PG221SN1D

C205

1uF

C203

10pF C204

10pF

L57

BLM21PG221SN1D

U34

MAX3221CPWRG4

T_IN

11

R_OUT

9

VCC

15

GND

14

V+ 3

V- 7

C1+

2

C1-

4

C2+ 5

C2- 6

FORCEON 12

FORCEOFF 16

R_IN 8

T_OUT 13

EN

1INVALID 10

C201

10pF

C208

1uF

L60 1uH

L61 1uH

R165

10K

Spectrum Digital, Inc

A-15

5

4

3

2

1

D D

C C

B B

A A

SD0_DATA2

SD0_CLK

SD0_CMD

SD0_DATA1

SD1_DATA2

SD1_DATA3

SD1_CMD

SD0_DATA0

SD0_DATA3

SD1_CLK

SD1_DATA0

SD1_DATA1

VCC_3V3 VCC_3V3

VCC_3V3 VCC_3V3 VCC_3V3

VCC_3V3 VCC_3V3

VCC_3V3

VCC_3V3 VCC_3V3

VCC_3V3

SD/MMC0.INS 22

SD/MMC0.WP 22

SD/MMC1.INS 22

SD/MMC1.WP 22

SD1_CMD2

SD1_DATA22

SD1_DATA02

SD1_CLK2

SD1_DATA32

SD1_DATA12

SD0_CMD2

SD0_DATA22

SD0_DATA02

SD0_CLK2

SD0_DATA32

SD0_DATA12

ATA_CE_IO 2

Size:

Date:

DWG NO Revision:

Sheet of

Title:

Page Contents:

A

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 14 26

B

DM355 Evaluation Module

SD/MMC CARD INTERFACE

CE-ATA DRIVE CONNECTOR

OPTIONAL ESD CLAMPING

NOT POPULATED

J12

0.5MM CONN

1

2

3

4

5

6

7

8

9

10

11

12

R132

51K

+C100

10uF

R122

51K

R123

51K R124

51K

R134

NO-POP

R108

51K

R136 0

R130

NO-POP

R154

51K

R125

NO-POP

J28

MMC/SD_CARD

DAT3

1CMD

2VSS1

3VDD

4CLK

5VSS2

6DAT0

7DAT1

8

DAT2

9WP 10

COM 11

INS 12

MH1

13

MH2

14

MH3

15

MH4

16

MH5

17

MH6

18

R120

51K

R121

NO-POP

R118

NO-POP

U26

TPDE60001RSE

IO1

1

IO2

2

IO3

3

IO4 6

IO5 7

IO6 8

VCC 10

GND

5

NC.4

4

NC.9 9

R153

51K

R215 NO-POP

R128

51K R133

51K

R119

NO-POP

R131

51K

R100

0

C103

.1uF

R117

51K

C28

NO-POP

R126

51K

R99

0

C101

.1uF

U25

TPDE60001RSE

IO1

1

IO2

2

IO3

3

IO4 6

IO5 7

IO6 8

VCC 10

GND

5

NC.4

4

NC.9 9

R137 0

R109

51K

+C102

10uF

R129

51K

C29

NO-POP

R127

51K

J27

MMC/SD_CARD

DAT3

1CMD

2VSS1

3VDD

4CLK

5VSS2

6DAT0

7DAT1

8

DAT2

9WP 10

COM 11

INS 12

MH1

13

MH2

14

MH3

15

MH4

16

MH5

17

MH6

18

Spectrum Digital, Inc

A-16 DM355 EVM Technical Reference

5

4

3

2

1

D D

C C

B B

A A

TVP5146_Y4

TVP5146_Y3

TVP5146_Y2

TVP5146_Y1

TVP5146_Y0

TVP5146_Y6

TVP5146_Y7

TVP5146_Y5

TVP5146_C4

TVP5146_C3

TVP5146_C2

TVP5146_C1

TVP5146_C0

TVP5146_C6

TVP5146_C7

TVP5146_C5

DECODER_IMAGER

VCC_3V3

TVP5146_C617

TVP5146_C217 TVP5146_C317

TVP5146_Y617

TVP5146_C017 TVP5146_C117

TVP5146_C417 TVP5146_C517

TVP5146_Y717

TVP5146_Y517

TVP5146_Y317 TVP5146_Y417

TVP5146_Y217

TVP5146_Y017 TVP5146_Y117

TVP5146_C717

VDIN_C0 6

VDIN_Y0 6

VDIN_Y1 6

VDIN_Y2 6

VDIN_Y3 6

VDIN_Y4 6

VDIN_Y5 6

VDIN_Y6 6

VDIN_Y7 6

VDIN_C4 6

VDIN_C5 6

VDIN_C6 6

VDIN_C7 6

VDIN_PCLK 6

VDIN_WEN 6

VDIN_VD 6

VDIN_HD 6

VDIN_C1 6

VDIN_C2 6

VDIN_C3 6

TVP5146HSYNC17 TVP5146VSYNC17

TVP5146PCLK17

DECODER_IMAGER 22

IMAGER_PXCLK16

IMAGER_LINE_VALID16

IMAGER_FRAME_VALID16 IMAGER_D016

IMAGER_D216 IMAGER_D116

IMAGER_D316

IMAGER_D816 IMAGER_D916

IMAGER_D1116 IMAGER_D1016

IMAGER_D616 IMAGER_D516

IMAGER_D716

IMAGER_D416

IMAGER_GBL_SHUTTER16 IMAGER_TRG16

I2C_DATA_5416 17

I2C_SCLK_5416 17

I2C_DATA_IMG 16

I2C_SCLK_IMG 16

I2C_DATA

2,18,19,22,24

I2C_SCLK2,18,19,22,24

Size:

Date:

DW G NO Revision:

Sheet o f

Title:

Page Contents:

A

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 15 26

B

DM355 Evaluation Module

VIDEO INPUT MULTIPLEXER

U1

SN74CBTLV3257

1A2

1B 3

2A 5

2B 6

3A 11

3B 10

4A 14

4B 13

GND

8

Vcc

16

1Y

4

OE 15

2Y

7

3Y

9

4Y

12

A/B 1

R217

360

R372

47K

R4

10K

R373

47K

U53

SN74CBTLV16292DGGR

NC.14 56

GND.2

19

1A 2

11A 25

1B1

54

1B2

53

GND.1

8VCC.1 17

GND.3

38 GND.4

49

NC.13 55

2A 4

3A 6

4A 9

5A 11

6A 13

7A 15

8A 18

9A 21

10A 23

12A 27

NC.1 3

NC.2 5

NC.3 7

NC.4 10

NC.5 12

NC.6 14

NC.7 16

NC.8 20

S1

2B1

52 3B1

50

9B1

36

4B1

47 5B1

45 6B1

43 7B1

41 8B1

39

10B1

34

2B2

51 3B2

48 4B2

46 5B2

44 6B2

42 7B2

40 8B2

37

11B2

31 12B2

29

NC.9 22

NC.10 24

NC.11 26

NC.12 28

11B1

32 12B1

30

9B2

35 10B2

33

C110

0.1uF

C158

0.1uF

R218

360

U54

SN74CBTLV16292DGGR

NC.14 56

GND.2

19

1A2

11A 25

1B1

54

1B2

53

GND.1

8VCC.1 17

GND.3

38 GND.4

49

NC.13 55

2A 4

3A 6

4A 9

5A 11

6A 13

7A 15

8A 18

9A 21

10A 23

12A 27

NC.1 3

NC.2 5

NC.3 7

NC.4 10

NC.5 12

NC.6 14

NC.7 16

NC.8 20

S1

2B1

52 3B1

50

9B1

36

4B1

47 5B1

45 6B1

43 7B1

41 8B1

39

10B1

34

2B2

51 3B2

48 4B2

46 5B2

44 6B2

42 7B2

40 8B2

37

11B2

31 12B2

29

NC.9 22

NC.10 24

NC.11 26

NC.12 28

11B1

32 12B1

30

9B2

35 10B2

33

R374

47K R375

47K

C108

0.1uF

Spectrum Digital, Inc

A-17

5

4

3

2

1

D D

C C

B B

A A

IMAGER_VBUS IMAGER_VBUS VCC_5V

IMAGER_PXCLK15

IMAGER_LINE_VALID15

IMAGER_FRAME_VALID15 IMAGER_RESET 22

IMAGER_GBL_SHUTTER15 IMAGER_TRG15

IMAGER_D215

IMAGER_D415 IMAGER_D615 IMAGER_D815

IMAGER_D1015

IMAGER_D015

IMAGER_D3 15

IMAGER_D5 15

IMAGER_D7 15

IMAGER_D9 15

IMAGER_D115

IMAGER_D11 15

I2C_DATA_IMG 15

I2C_SCLK_IMG15

Size:

Date:

DWG NO Revision:

Sheet o f

Title:

Page Contents:

A

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 16 26

B

DM355 Evaluation Module

IMAGER INTERFACE

L69

BLM41P750SPT

C190

0.01uF

C191

0.1uF

C192

10uF

J30

HEADER 13X2

2

4

6

8

10

12

14

16

18

20

22

24

26

1

3

5

7

9

11

13

15

17

19

21

23

25

R155 0

R156 0

R157 0

J31

HEADER 13

1

2

3

4

5

6

7

8

9

10

11

12

13

Spectrum Digital, Inc

A-18 DM355 EVM Technical Reference

5

4

3

2

1

D D

C C

B B

A A

TVP5146_Y4

TVP5146_Y3

TVP5146_Y1

TVP5146_Y0

TVP5146_Y6

TVP5146_Y7

TVP5146_Y5

TVP5146_Y2

TVP5146_C4

TVP5146_C3

TVP5146_C2

TVP5146_C1

TVP5146_C0

TVP5146_C6

TVP5146_C7

TVP5146_C5

LUMA

3.3VA_DDEC 3.3VD_DDEC1.8VD_DDEC

3.3VD_DDEC

3.3VA_DDEC

3.3VD_DDEC

1.8VA_DDEC

3.3VD_DDEC

1.8VD_DDEC

1.8VA_DDEC

3.3VA_DDEC

3.3VD_DDEC1.8VD_DDEC

1.8VA_DDEC

3.3VD_DDEC

DEC_GND

DEC_GND DEC_GND DEC_GND DEC_GND

DEC_GND

DEC_GND DEC_GND

DEC_GND DEC_GND DEC_ GND

DEC_GND DEC_GND DEC_GND DEC_GND DEC_GND

DEC_GND

VCC_3V3

VCC_1V8

3.3VD_DDEC

DEC_GND

TVP5146_RESETn22

TVP5146_Y7 15

TVP5146VSYNC 15

TVP5146PCLK 15

TVP5146HSYNC 15

TVP5146_Y6 15

TVP5146_Y5 15

TVP5146_Y3 15

TVP5146_Y4 15

TVP5146_Y2 15

TVP5146_Y0 15

TVP5146_Y1 15

TVP5146_C7 15

TVP5146_C6 15

TVP5146_C2 15

TVP5146_C3 15

TVP5146_C0 15

TVP5146_C1 15

TVP5146_C4 15

TVP5146_C5 15

I2C_DATA_541615

I2C_SCLK_541615

Size:

Date:

DW G NO Revision:

Sheet of

Title:

Page Contents:

A

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 17 26

B

DM355 Evaluation Module

TVP5146 VIDEO DECODER

ISOLAT E GROUNDS

AND CONNECT AT

SINGLE LOCATION

IN THE GROUND PLANE

C63

0.1uF

R77 22

C89

33pF

C221

330pF

C87

330pF

C72

0.1uF

C219

330pF

R72

4.7K

C91

0.1uF

R186

75

C77

0.1uF

L63 2.7uH

C75

0.1uF

R81 0

C220

680pF

C62

0.1uF

R80

75

R187

75

L10 BLM41P750SPT

1 2

C88

33pF

L66 2.7uH

C225

680pF

Y1

14.31818mhz

R86

NO PO P

C222

.1uF

C61

0.1uF

C82

0.1uF

C60

0.1uF

C76

0.1uF

R73

2K

C67

0.1uF

C85

330pF

U9

TVP5146

VI_3_B

17

VI_3_A

16

VI_2_B

8

VI_2_C

9

Y8 44

Y9 43

Y7 45

THERMAL

81

CH3_A18GND

15 CH4_A18GND

24 CH1_A18GND

79

DGND4

56

CH1_A33GND

3

CH3_A33GND

19 CH2_A33GND

6

VI_3_C

18

VI_4_A

23

Y2 52

Y3 51

Y6 46

CH4_A33GND

22

DGND2

32 DGND3

42

IOGND1

39 IOGND2

49 IOGND3

62

PLL_A18GND

77

DGND1

27

DGND5

68

A18GND_REF

13 AGND

26

CH2_A18VDD 11

CH3_A18VDD 14

CH4_A18VDD 25

CH1_A18VDD 78

CH1_A33VDD 4

CH2_A33VDD 5

CH3_A33VDD 20

CH4_A33VDD 21

A18VDD_REF 12

DVDD1 31

DVDD2 41

DVDD3 55

DVDD4 67

IOVDD1 38

IOVDD2 48

IOVDD3 61

PLL_A18VDD 76

VI_2_A

7

VI_1_C

2

VI_1_B

1

VI_1_A

80

SCL

28

SDA

29

Y547

Y4 50

Y1 53

Y0 54

C9 57

C8 58

C7 59

C6 60

C5 63

C4 64

C3 65

C2 66

C1 69

C0 70

XTAL1 74

XTAL2 75

DATACLK 40

RESETB

34

PWRDWN

33

INTREQ 30

FSS/GPIO

35

GLCO/12CA 37

HS/CS/GPIO 72

VS/VBLK/GPIO 73

FID/GPIO 71

AVID/GPIO 36

CH2_A18GND

10

C86

680pF

C70

0.1uF

R79

100K

R71

4.7K

R78

2.2K

C81

0.1uF

C66

.1uF

R70

2K

R75 22

C68

0.1uF

L65 2.7uH

C78

0.1uF

RN20

RPACK8-33

1

2

3

4

5

6

7

8 9

10

11

12

13

14

15

16

C223

330pF

J2

RCA JACK

1

2

C73

0.1uF

C71

0.1uF

C84

.1uF

L13 BLM41P750SPT

1 2

R69

NO POP

R76 22

C64

0.1uF

C224

330pF

R74

NO POP

L9 2.7uH

C69

0.1uF

RN5

RPACK8-33

1

2

3

4

5

6

7

8 9

10

11

12

13

14

15

16

L8 2.7uH

L64 2.7uH

J11 749181-1

3 4

21

5 6

C74

0.1uF

L11 BLM41P750SPT

1 2

C218

.1uF

C83

.1uF

C65

0.1uF

C90

0.1uF

L12 BLM41P750SPT

1 2

Spectrum Digital, Inc

A-19

5

4

3

2

1

D D

C C

B B

A A

VCC_5V VCC_5V

VCC_1V8

VCC_3V3 VCC_3V3

VCC_3V3

DM350_GIO62

VDOUT_LCD_OE6VDOUT_FIELD6GIO17 7

DM350_GIO7 2

DC5_RESETn 22

VDOUT_C06VDOUT_C1 6

VDOUT_C26VDOUT_C3 6

VDOUT_C46VDOUT_C5 6

VDOUT_C66VDOUT_C7 6

VDOUT_Y06VDOUT_Y26VDOUT_Y46VDOUT_Y66

VDOUT_Y1 6

VDOUT_Y3 6

VDOUT_Y5 6

VDOUT_Y7 6

VDOUT_EXTCLK6VDOUT_HSYNC 6

VDOUT_VSYNC 6VDOUT_VCLK6

I2C_DATA2,15,19,22,24 I2C_SCLK2,15,19,22,24

GIO16 7

Size:

Date:

DW G NO Revision:

Sheet o f

Title:

Page Contents:

A

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 18 26

B

DM355 Evaluation Module

THS8200 DAUGHTER CARD INTERFACE

VIDEO OUTPUT CONNECTOR

R174 0

R88

10K

R176 0

R112

10K

R175 0

R177 0

DC6

SMT RECEPTACLE 5X2

2

4

6

8

10

1

3

5

7

9

DC5

SMT RECEPT A CLE 25X2

2

4

6

8

10

12

14

16

18

20

22

24

26

28

30

32

34

36

38

40

42

44

46

48

50

1

3

5

7

9

11

13

15

17

19

21

23

25

27

29

31

33

35

37

39

41

43

45

47

49

Spectrum Digital, Inc

A-20 DM355 EVM Technical Reference

VCC_3V3

VCC_1V8

VCC_3V3

GND_AIC GND_AIC

GND_AIC

GND_AIC GND_AIC

GND_AIC

GND_AICGND_AIC

GND_AIC

GND_AICGND_AIC

GND_AIC

AIC33_RESETn22

McBSP_FSX12

McBSP_CLKX12

McBSP_DX12

McBSP_CLKR12

McBSP_CLKS12

McBSP_FSR12

McBSP_DR12

I2C_DATA2,15,18,22,24

I2C_SCLK2,15,18,22,24 Size:

Date:

DWG NO Revision:

Sheet of

Title:

Page Contents:

A

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 19 26

B

DM355 Evaluation Module

AIC33 AUDIO INTERFACE

ISOLATE GROUNDS

AND CONNECT A T

SINGLE LOCATIO N

IN THE GROU ND PLANE

R52 10K

C51

.1uF

R46 0

P1

Mic In 3

4

2

1

R57

20K

R51

20K

C52

.1uF

C367

.1uF

P3

Line Out

3

4

2

1

C47 .1uF

C48

220pF

U66

27Mhz

VCC 4

OUT 3

GND

2

EN

1

R47

47K

C38

.1uF

TP3 1

U8

TVL320AIC33IZQE

HPLOUT D1

HPLCOM E1

LINE1R+

B7 LINE1R-

B6

LINE2L+

A4 LINE2L-

B5

MICBIAS

A2

WCLK

F9

DOUT

F8

MPF2

A8

MCLK

G8

SELECT

E8

SDA D8

RIGHT_LO+ J6

DRVSS.1 E2

DRVSS.2 F2

GPIO2 J8

LEFT_LO+ J4

LEFT_LO- J5

MONO_LO- J3

DIN

E9

MIC3R

A1

LINE2R+

B4 LINE2R-

A3

HPRCOM F1

HPROUT G1

MIC3L

B3

DRVDD.2 H1

AVDD_ADC B1

AVSS_ADC.1 C2

AVDD_DAC J1

AVSS_DAC.1 G2

RESET

H8

MFP0

B8 MFP1

B9

DVDD

H9

DVSS

D9 IOVDD

C9

MICDET

B2

RIGHT_LO- J7

SCL C8

MONO_LO+ J2

GPIO1 J9

LINE1L-

A5 LINE1L+

A6

BCLK

G9

MFP3

A9

AVSS_ADC.2 D2

AVSS_DAC.2 H2

DRVDD.1 C1

R65 10

+

C58 10uF,6.3V

+C32

10uF

TP4 1

C50

.1uF R45 0

R49

10K

R58 10

R54 NO-POP

C39

.1uF

C33

.1uF

R40 5.6K

R60 10

C36

.1uF

L5 BLM21PG221SN1D

R44

330

C41

.1uF

R53 NO-POP

L1

BLM21PG221SN1D

C35

.1uF

C43 .1uF

+C37

10uF

R63

10K

R56 10

+

C56 33uF,6.3V

P6

Line In

3

4

2

1

R59 10

C57

.1uF

C44

220pF

L3

BLM21PG221SN1D

C42

.1uF

R160 22

+

C59 10uF,6.3V

C34

.1uF

C40

.1uF

C45

.1uF

C49 .1uF

R43

5.6K

R61

20K

P2

Headphone Out

3

4

2

1

+

C54 33uF,6.3V

C55

220pF

C46

1uF

R55 10K

R64 10

R66

20K

L2 BLM21PG221SN1D

L6 BLM21PG221SN1D

R48

330

L7 BLM21PG221SN1D

L4 BLM21PG221SN1D

R41

5.6K

R50

20K

R42 5.6K

C53 .1uF

R62 10

Spectrum Digital, Inc

A-21

5

4

3

2

1

D D

C C

B B

A A

ENET_D8

ENET_D7

ENET_D6

ENET_D5

ENET_D4

ENET_D3

ENET_D1

ENET_D0

ENET_D15

ENET_D14

ENET_D2

ENET_D9

ENET_D10

ENET_D12

ENET_D13

ENET_D11

EM_D9

EM_D10

EM_D11

EM_D0

EM_D12

EM_D13

EM_D14

EM_D15

EM_D1

EM_D2

EM_D3

EM_D4

EM_D5

EM_D6

EM_D7

EM_D8

EM_D[15..0]

EM_BA1

ENET-AGND

ENET_2V5

VCC_3V3

EM_D[15..0]4,12

ENET_LED1 21

ENET_LED2 21

ENET_RXI- 21

ENET_RXI+ 21

ENET_TXO- 21

ENET_TXO+ 21

ENET_INT2

EM_BA14

ENET_CE4

EM_WE4,12 EM_OE4,12

ENET_RESETz22

Size:

Date:

DWG NO Revision:

Sheet of

Title:

Page Contents:

A

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 20 26

B

DM355 Evaluation Module

Ethernet Interface

ENET_2V5 IS DM9000A

INTERNALLY GENERATED

POWER SUPPLY

DIFFER ENTIAL PAIRS

C24

.1uF

Y4

25MHz

RN25 RPACK8-33

1

2

3

4

5

6

7

8 9

10

11

12

13

14

15

16

R197 4.7K

C228

.1uF

C25

.1uF

R201

10K

C230 22 pF

R203

10K

R199

NO-POP

C227

.1uF

R195

NO-POP

U22

DM9000A-QFP48

IOR#

35 IOW#

36

CSn

37

SD5 12

DVDD

42

SD

46

TEST

41

DGND 15

X2

43 X1

44

SD7 10

BGGND

48

BGRES 1

RXI+ 3

RXI- 4

RX_GND

47

RXGND 5

TXO+ 7

TXO- 8

TX_VDD_2V5 9

RXVDD_2V5 2

LED1

39

SD0 18

DGND

45

SD4 13

SD3 14

VDD 23

EEDI0 19

EECK 20

EECS 21

DVDD

30

DGND

33

SD1 17

LED2

38

SD2 16

PW_RST#

40

TXGND 6

SD15 22

SD14 24

SD13

25 SD12

26 SD11

27 SD10

28 SD9

29

SD8

31

SD6 11

CMD

32

INT

34

C233 22 pF

R198 1K

C231

.1uF

R2 02 6. 8K 1%

R200

NO-POP

+C229

100uF

R196

NO-POP

C226

.1uF

C232

.1uF

U21

AT93C46-10TI-2.7

CS

1SK

2DI

3DO

4GND 5

ORG 6

DC 7

VCC 8

L68

BLM41PG750SN1L

RN24 RPACK8-33

1

2

3

4

5

6

7

8 9

10

11

12

13

14

15

16

Spectrum Digital, Inc

A-22 DM355 EVM Technical Reference

5

4

3

2

1

D D

C C

B B

A A

EPHY_LED2

EPHY_LED1

GND_E_ENET

ENET-AGND

ENET_2V5

ENET-AGND

VCC_3V3

GND_E_ENET

ENET_RXI-20

ENET_RXI+20

ENET_LED120

ENET_LED220

ENET_TXO-20

ENET_TXO+20

Size:

Date:

DW G NO Revision:

Sheet o f

Title:

Page Contents:

A

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 21 26

B

DM355 Evaluation Module

ETHERNET OUTP UT

C214

0.1uF

R183

49.9

R181 360

P5 RJ45 HALO HFJ11-2450E-L21

TXD-CT

4

NC1

7GND

8

TXD+

1

TXD-

2

RXD+

3

RXD-

6RXD-CT

5

S0

14 S1

13

LED2-

12 LED2+

11 LED1-

10 LED1+

9

C213

0.1uF

R180 360

R185

49.9

R182

49.9

C217

0.1uF

C215

1000pF 2kV

R184

49.9

C216

0.1uF

Spectrum Digital, Inc

A-23

5

4

3

2

1

D D

C C

B B

A A

430_TMS

MSP430_3V3

430_TDO

430_TDI

430_TCK 430_TDI

430_TDO

430_TMS

430_TCK

MSP430_3V3

MSP430_RESETz

ALT_3V3

VCC_3V3

MSP430_3V3

VCC_3V3

VCC_1V8

VCC_1V3

MSP_AGND

MSP_AGND MSP_ AGND MSP_AGND

MSP_AGND

MSP430_3V3

MSP430_AVCC

MSP_AGND M SP_AGND

MSP_AGND

ALT_3V3

I2C_DATA2,15,18,19,24 I2C_SCLK2,15,18,19,24

LED0 23

LED1 23

LED2 23

LED3 23

LED4 23

LED5 23

LED6 23

LED7 23

ALT_MSP430_RESETz25

ENET_RESETz 20

MSP430_1V3_ENABLE 25

MSP430_1V8_ENABLE 26

MSP430_3V3_ENABLE 26

DEEPSLP_EN 2

SW_DIP0 23

SW_DIP1 23

SW_DIP2 23

SW_DIP3 23

SYS_RESETz 24

PB_RESETn23

SD/MMC1.INS14 SD/MMC1.WP14 SD/MMC0.INS14 SD/MMC0.WP14

MSP430_INT 2

TVP5146_RESETn 17

DC5_RESETn 18

AIC33_RESETn 19

NTSC_PAL 23

PB_SW1223 PB_SW1123 PB_SW1023

PB_SW1323 PB_SW1423

DECODER_IMAGER 15

IMAGER_RESET 16

CPU_RESETz 7

DM350_RESETn7

Size:

Date:

DW G NO Revision:

Sheet o f

Title:

Page Contents:

C

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 22 26

B

DM355 Evaluation Module

MSP430 & IR INTERFACE

RN29 RPACK8-10K

1

2

3

4

5

6

7

8 9

10

11

12

13

14

15

16

R209

1K

C97

0.1uF

D2

BAT17

+C94

10uF 6.3V

D1

BAT17

R208 100

U15

MSP430F155IPW

DVCC.1

1

P2.0/ACLK

20 P2.1/TAINCLK

21

XIN

8XOUT

9

DVSS 63

P1.0/TACLK

12

P2.2/CAOUT/TA0

22 RST/NMI 58

P1.1/TA0

13 P1.2/TA1

14 P1.3/TA2

15

TCK 57

TDI/TCLK 55

TDO/TDI 54

P2.3/CA0/TA1

23 P2.4/CA1/TA2

24 P2.5/ROSC

25

P3.0/STE0

28 P3.1/SIMO0/SDA

29 P3.2/SOMI0

30 P3.3/UCLK0/SCL

31 P3.4/UTXD0

32

P3.5/URXD0 33

P3.6 34

P3.7 35

P6.3/A3

2P6.4/A4

3P6.5/A5

4P6.6/A6/DAC0

5P6.7/A7/DAC1/SVSIN

6

P6.2/A2 61

VREF+

7

AVCC 64

AVSS 62

P6.1/A1 60

P6.0/A0 59

TMS 56

P1.4/SMCLK

16

VEREF+

10 VREF-/VEREF-

11

XT2IN 53

XT2OUT 52

P5.5/SMCLK 49

P5.7/TBOUTH.SVSOUT 51

P5.6/ACLK 50

P1.5/TA0

17 P1.6/TA1

18 P1.7/TA2

19

P5.4/MCLK 48

P2.6/ADC12C/DMAE0

26 P2.7/TA0

27

P5.0 44

P5.1 45

P5.2 46

P5.3 47

P4.3 39

P4.4 40

P4.5 41

P4.6 42

P4.7/TBCLK 43

P4.0/TB0 36

P4.1/TB1 37

P4.2/TB2 38

R89 NO-POP

R207 100

L14

BLM41P750SPT

Y6

8MHz

1 4

R211

1K

C19

NO-POP

C92

.1uF

C95

.1uF

U10

TSOP34840

2

3

1

+C98

10uF 6.3V

C96

0.1uF

L71

BLM41P750SPT

R83

100

C22

NO-POP

C23 18pF

Y5

32.768KHz

12

+C104

10uF 6.3V

C99

0.1uF

L70

BLM41P750SPT

R110

NO-POP

R228

10K

R206 1K

J3

HEADER 7X2

TDO/TDI

1NC2 2

TDI/VPP

3VCC_MSP 4

TMS

5XOUT 6

TCK

7TEST/VPP 8

GND

9ACLK 10

RST/NMI

11 ACLKEN 12

NC1

13 TCLKEN 14

+

C93

10uF 6.3V

R85

100K

R210

1K

R82

10K

R84

47K

BHT1

BA2032SM

2

1

C26 18pF

Spectrum Digital, Inc

A-24 DM355 EVM Technical Reference

5

4

3

2

1

D D

C C

B B

A A

ALT_3V3

LED222

LED522 LED622 LED722

LED122

LED322 LED422

LED022

PB_RESETn 22

SW_DIP022 SW_DIP122 SW_DIP222

PB_SW10 22

PB_SW11 22

PB_SW12 22

PB_SW13 22

NTSC_PAL 22

PB_SW14 22

SW_DIP322

Size:

Date:

DW G NO Revision:

Sheet of

Title:

Page Contents:

A

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 23 26

B

DM355 Evaluation Module

SWITCHES, LEDS ETC

NTSC

PAL

R166

330

R314 0

SW10

PUSHBUTTON SW

A

AA BB

B

DS21

LED

DS19

LED

R170

330

R167

330

DS14

LED

R222

10K

R173

330

R345

10K

DS17

LED

SW13

PUSHBUTTON SW

A

AA BB

B

R221

10K

R223

10K

R220

10K

SW11

PUSHBUTTON SW

A

AA BB

B

R34633

C242

1uF

DS20

LED

R169

330

RN26 RPACK4-1K

1

2

3

45

6

7

8

C243

1uF

R168

330

DS18

LED

DS16

LED

C368

1uF

R172

330

1

2

3

4

ON

SW6

DIP_SWITCH-4

1

2

3

4 5

6

7

8

SW5

PUSHBUTTON SW

A

AA BB

B

R219

10K

RN27

RPACK4-10K

1

2

3

4 5

6

7

8

C244

1uF

J1

HEADER 3

1

2

3

C245

1uF

DS15

LED

SW14

PUSHBUTTON SW

A

AA BB

B

R171

330

SW12

PUSHBUTTON SW

A

AA BB

B

C246

1uF

Spectrum Digital, Inc

A-25

5

4

3

2

1

D D

C C

B B

A A

McBSP_CLKR0 McBSP_CLKX0

McBSP_FSX0McBSP_FSR0

McBSP_DR0 McBSP_DX0

VCC_5V

VCC_3V3 VCC_3V3

VCC_1V8

SPI1_SDO 2SPI1_SDI2SPI1_SCLK2

SPI1_SDENA02

I2C_DATA 2,15,18,19,22

SYS_RESETz22

McBSP_DX0 2

McBSP_CLKX0 2

McBSP_FSX0 2

McBSP_DR02McBSP_CLKR02McBSP_FSR02

I2C_SCLK 2,15,18,19,22

DM350_TIMERIN3 2

UART1_TXD2UART1_RXD2GIO18 7

Size:

Date:

DWG NO Revision:

Sheet of

Title:

Page Contents:

A

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 24 26

B

DM355 Evaluation Module

I/O DAUGHTER CARD INTERFACE

DC3

SMT RECPTACLE 15X2

2

4

6

8

10

12

14

16

18

20

22

24

26

28

30

1

3

5

7

9

11

13

15

17

19

21

23

25

27

29

Spectrum Digital, Inc

A-26 DM355 EVM Technical Reference

5

4

3

2

1

D D

C C

B B

A A

CORE_PWR_OK

MSP430_1V3_ENABLE

VCC_5V

AGND

VCC_5V

VCC_1V3

ALT_3V3

MSP430_1V3_ENABLE22

ALT_MSP430_RESETz 22

Size:

Date:

DWG NO Revision:

Sheet o f

Title:

Page Contents:

A

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 25 26

B

DM355 Evaluation Module

POWER SUPPLY MSP430_3V3, DSP CORE( 1V3)

3.3 sq in AG ND,

min thermal pad

Connect

at pin

1

EMI S UPPRESION. LOCATE NEAR EACH REGULAT OR. 6

VIAS FROM PAD TO PLANE OR DIRECT TIE.

GND Test Points

Vout = Vref * ( 1 + R1503/R1504)

Vref = 1.182 Volts

Vout = 3.6 volts

R1503 = 346K

1.4V -> 17. 4K 1%

1.2V -> 28. 0K 1%

1.1V -> 42. 2K 1%

1.3V -> 22. 1K 1%

TP26

TP-60

R27422.1K 1%

C322

0.1uF

TP21

TP-30

C3173300pF

TP27

TP-60

U55

TPS54310PWP

101338-0001

AGND 1

VSENSE 2

COMP 3

PWRGD 4

BOOT 5

PH1 6

PH2 7

PH3 8

PH4 9

PH5 10

PGND1

11 PGND2

12 PGND3

13

VIN1

14 VIN2

15 VIN3

16

VBIAS

17 SS/ENA

18 SYNC

19 RT

20 POWERPAD

21

C313

0.01uF

L49

BLM41P750SPT

L62

BLM41P750SPT

C324

1000pF

R95

10K

C319

NO-POP

R178

348K 1%

C314

0.1uF

TP25

TP-60 TP29

TP-60

R277107 1%

TP30

TP-60

R27910K 1%

R276

1.65K 1%

C318

0.047uF

+C209

10uF

12

+C210

10uF

12

C316

560pF

R275

71.5K 1%

C212

0.1uF

12

C315

0.039uF

R280

0.025

+C321

10uF LESR

L50

2.7 uH

C211

0.1uF

R179

169K 1%

+C323

100uF 4V

+C325

100 uF

U20

TPS7301QDRG4

IN

3OUT 5

SENSE 7

EN

2

IN

4

GND

1

RESET 8

OUT 6

C320

0.1uF

R278

10K

TP23

TP-60

R349

0

TP28

TP-60

TP22

TP-60

Spectrum Digital, Inc

A-27

5

4

3

2

1

D D

C C

B B

A A

3V3_PWR_OK

1V8_PWR_OK

AGND

VCC_3V3

VCC_5V

AGND

VCC_1V8

VCC_5V

MSP430_1V8_ENABLE22

MSP430_3V3_ENABLE22

Size:

Date:

DW G NO Revision:

Sheet o f

Title:

Page Contents:

A

SPECTRUM DIGITAL INCORPORATED

509902-0001

Friday, March 14, 2008 26 26

B

DM355 Evaluation Module

POWER SUPPLY 3V3, 1V8

3.3 sq in AGND,

min thermal pad

Connect

at pin

1

Sets

Voltage

EMI SUPPRES ION. LOCATE NEAR EACH RE GULATOR. 6

VIAS FROM PAD TO PL ANE OR DIRECT TIE.

3.3V @1. 5Amp Max

2.5 MM JACK

3.3 sq in AGND ,

min thermal pa d

Connect

at pin

1

Set s

Voltage

EMI S UPPRESION . LOCATE NEAR EACH REGUL ATOR. 6

VIAS FROM PAD TO PL ANE OR DIRECT TIE.

SILKSCREEN:

5V IN

U59

TPS54310PWP

101338-0001

AGND 1

VSENSE 2

COMP 3

PWRGD 4

BOOT 5

PH1 6

PH2 7

PH3 8

PH4 9

PH5 10

PGND1

11 PGND2

12 PGND3

13

VIN1

14 VIN2

15 VIN3

16

VBIAS

17 SS/ENA

18 SYNC

19 RT

20 POWERPAD

21

TP32

TP-30

+C343

100uF 4V

R302

2K 1%

L52

3.3 uH C344

1000pF

R301

71.5K 1%

C349

0.039uF

R316NO-POP

C354

0.1uF

+C357

100uF 4V

R303 107 1%

R87

10K

R296 107 1%

D3

SMCJ6A

TP37

TP-60

1

+C342

10uF LESR

R299

220 C341

0.1uF

+C345

100 uF 4V

C338

NO-POP

C353

NO-POP

C334

0.039uF

+C340

47uF

R393

0

TP33

TP-60

R294

71.5K 1% C335

470pF

R306

0.025

U60

TPS54310PWP

101338-0001

AGND 1

VSENSE 2

COMP 3

PWRGD 4

BOOT 5

PH1 6

PH2 7

PH3 8

PH4 9

PH5 10

PGND1

11 PGND2

12 PGND3

13

VIN1

14 VIN2

15 VIN3

16

VBIAS

17 SS/ENA

18 SYNC

19 RT

20 POWERPAD

21

C350

470pF

J16

RASM712

SLEEVE

SHUNT

CENTER

C347

8200pF

R293

2K 1%

R439

0

R298

0.025

TP31

TP-30

L53

BLM41P750SPT

L51

BLM41P750SPT

C356

0.1uF

TP38

TP-60

DS5

GREEN

C332

8200pF

C339

0.1uF

R300

10.2K 1%

R305 10K 1%

R304

10K

R295

10K

R29710K 1%

L54

2.7 uH C358

1000pF

R291

3.74K 1%

TP34

TP-60

TP36

TP-30

+C355

10uF LESR

+C346

100 uF

C337

0.047uF

+C359

100 uF

C352

0.047uF

C333

0.1uF

C348

0.1uF

C336 3300pF

R94

10K

F1

F_4.0A

1 2

C351 3300pF

Spectrum Digital, Inc

A-28 DM355 EVM Technical Reference

B-1

Appendix B

Mechanical Information

This appendix contains the mechanical information about the DM355

EVM produced by Spectrum Digital.

Spectrum Digital, Inc

B-2 DM355 EVM Technical Reference

THIS DRAWING IS NOT TO SCALE

Spectrum Digital, Inc

B-3

Spectrum Digital, Inc

B-4 DM355 EVM Technical Reference

Printed in U.S.A., April 2008

509905- 00 01 R ev E