2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 Product Description The KXCNL-1010 is a tri-axis +/-2g, +/-4g, +/-6g, or +/-8g silicon micromachined accelerometer with integrated programmable state machines. The sense element is fabricated using Kionix's proprietary plasma micromachining process technology. Acceleration sensing is based on the principle of a differential capacitance arising from acceleration-induced motion of the sense element, which further utilizes common mode cancellation to decrease errors from process variation, temperature, and environmental stress. The sense element is hermetically sealed at the wafer level by bonding a second silicon lid wafer to the device using a glass frit. A separate ASIC device packaged with the sense element provides signal conditioning, and intelligent userprogrammable state machines. The accelerometer is delivered in a 3 x 3 x 0.9 mm LGA plastic package operating from a 1.8 - 3.6V DC supply. I2C interface is used to communicate to the chip to load state programs, configure settings, and check updates to the acceleration data. Functional Diagram 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 1 of 51 PART NUMBER: 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications KXCNL-1010 Rev 3.0 Product Specifications Table 1. Mechanical (specifications are for 12-bit operation at 2.5V and T = 25C unless stated otherwise) Units Min Typical Max Operating Temperature Range Parameters C -40 - 85 Zero-g Offset mg 25 mg/C 0.5 (xy), 0.8 (z) Zero-g Offset Variation from RT over Temp. SC_1=0, SC_0=0 ( 2g) 1 Sensitivity SC_1=0, SC_0=1 ( 4g) SC_1=1, SC_0=0 ( 6g) 1024 counts/g 341 SC_1=1, SC_0=1 ( 8g) Sensitivity Variation from RT over Temp. Self Test Output change on Activation Mechanical Resonance (-3dB) Non-Linearity Cross Axis Sensitivity 3 Noise Notes: 2 512 256 %/C 0.01 g 0.5 (x) 0.7 (y) 0.7 (z) Hz 3500 (xy) 1800 (z) % of FS 0.5 % 2 g/sqrt(Hz) 400 2 1. Acceleration ranges are user selectable via I C. 2. Resonance as defined by the dampened mechanical sensor. 3. Measured in 2g range and including variation over operating temperature range at ODR5 (100Hz). 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 2 of 51 PART NUMBER: 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications KXCNL-1010 Rev 3.0 Table 2. Electrical (specifications are for operation at 2.5V and T = 25C unless stated otherwise) Parameters Supply Voltage (Vdd) Operating I/O Pads Supply Voltage (VIO) Units Min Typical Max V 1.7 1.12 2.5 2.5 3.6 Vdd V Active-mode ODR7 150 Active- mode ODR5 Current Consumption Active-mode ODR0 125 A 35 Standby-mode 0.2 Off-mode Leakage 1 Output Low Voltage (VOL) Output High Voltage (VOH) Input Low Voltage (VIL) Input High Voltage (VIH) Input Pull-down Current 2 Power Up Time 3 Start Up Time 4 Turn Off Time Interrupt Pulse Width (when pulse selected) 2 5 I C Communication Rate Output Data Rate (ODR) Bandwidth (-3dB) 7 6 0.2 V V V V A ms ms ms 0.2 * VIO 0.8 * VIO 0 0.7 * VIO 0 3 2 1 100 s MHz Hz Hz 0.3 * VIO VIO 3.4 3.125 100 ODR/2 1600 Notes: 2 1. Assuming I C communication and minimum 1.5Kohm pull-up resistor on SCL and SDA pins. 2. Power up time is from VIO and Vdd valid to device boot completion. (Off-mode to Standby-mode) 3. Start up time is from Standby-mode to Active-mode. 4. Turn off time is from Active-mode to Standby-mode 2 5. Supports I C Standard speed (100kHz), Fast speed (400kHz), and High speed (3.4MHz) 2 6. User selectable through I C. 7. User selectable and dependant on ODR. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 3 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 Table 3. Environmental Parameters Units Min Typical Max V -0.3 - 4.0 Operating Temperature Range Storage Temperature Range C C -40 -55 - Mech. Shock (powered and unpowered) g - - - - 85 150 5000 for 0.5ms 10000 for 0.2ms 2000 - - 200 - - 500 Supply Voltage (Vdd) Absolute Limits HBM ESD MM CDM V Caution: ESD Sensitive and Mechanical Shock Sensitive Component, improper handling can cause permanent damage to the device. This product conforms to Directive 2002/95/EC of the European Parliament and of the Council of the European Union (RoHS). Specifically, this product does not contain lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls (PBB), or polybrominated diphenyl ethers (PBDE) above the maximum concentration values (MCV) by weight in any of its homogenous materials. Homogenous materials are "of uniform composition throughout." HF This product is halogen-free per IEC 61249-2-21. Specifically, the materials used in this product contain a maximum total halogen content of 1500 ppm with less than 900-ppm bromine and less than 900-ppm chlorine. Floor Life Factory floor life exposure of the KXCNL reels removed from the moisture barrier bag should not exceed a maximum of 168 hours at 30C/70%RH. If this floor life is exceeded, the parts should be dried per the IPC/JEDEC J-STD-033A standard. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 4 of 51 PART NUMBER: 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications KXCNL-1010 Rev 3.0 Terminology g A unit of acceleration equal to the acceleration of gravity at the earth's surface. m 1g 9.8 2 s One thousandth of a g (0.0098 m/ s2) is referred to as 1 milli-g (1 mg). Sensitivity The sensitivity of an accelerometer is the change in output per unit of input acceleration at nominal Vdd and temperature. The term is essentially the gain of the sensor expressed in counts per g (counts/g) or LSB's per g (LSB/g). Occasionally, sensitivity is expressed as a resolution, i.e. milli-g per LSB (mg/LSB) or milli-g per count (mg/count). Sensitivity for a given axis is determined by measurements of the formula: Sensitivit y Output @ 1g Output @ 1g 2g The sensitivity tolerance describes the range of sensitivities that can be expected from a large population of sensors at room temperature and over life. When the temperature deviates from room temperature (25C), the sensitivity will vary by the amount shown in Table 1. Zero-g offset Zero-g offset or 0-g offset describes the actual output of the accelerometer when no acceleration is applied. Ideally, the output would always be in the middle of the dynamic range of the sensor (content of the OUTX, OUTY, OUTZ registers = 00h, expressed as a 2's complement number). However, because of mismatches in the sensor, calibration errors, and mechanical stress, the output can deviate from 00h. This deviation from the ideal value is called 0-g offset. The zero-g offset tolerance describes the range of 0-g offsets of a population of sensors over the operating temperature range. Self-test Self-test allows a functional test of the sensor without applying a physical acceleration to it. When activated, an electrostatic force is applied to the sensor, simulating an input acceleration. The sensor outputs respond accordingly. If the output signals change within the amplitude specified in Table 1, then the sensor is working properly and the parameters of the interface chip are within the defined specifications. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 5 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 Functionality Sense element The sense element is fabricated using Kionix's proprietary plasma micromachining process technology. This process technology allows Kionix to create mechanical silicon structures which are essentially mass-spring systems that move in the direction of the applied acceleration. Acceleration sensing is based on the principle of a differential capacitance arising from the acceleration-induced motion. Capacitive plates on the moving mass move relative to fixed capacitive plates anchored to the substrate. The sense element is hermetically sealed at the wafer level by bonding a second silicon lid wafer to the device using a glass frit. ASIC interface A separate ASIC device packaged with the sense element provides all of the signal conditioning and communication with the sensor. The complete measurement chain is composed by a low-noise capacitance to voltage amplifier which converts the differential capacitance of the MEMS sensor into an analog voltage that is sent through an analog-to-digital converter. The acceleration data may be accessed through the I2C digital communications provided by the ASIC. In addition, the ASIC contains all of the logic to allow the user to choose data rates, g-ranges, filter settings, and interrupt logic. Plus, there are two programmable state machines which allow the user to create unique embedded functions based on changes in acceleration. Factory calibration Kionix trims the offset and sensitivity of each accelerometer by adjusting gain (sensitivity) and 0-g offset trim codes stored in non volatile memory (OTP). Additionally, all functional register default values are also programmed into the non volatile memory. Every time the device is turned on or a software reset command is issued, the trimming parameters and default register values are downloaded into the volatile registers to be used during active operation. This allows the device to function without further calibration. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 6 of 51 PART NUMBER: 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications KXCNL-1010 Rev 3.0 Vdd Application Schematic C1 16 IO Vdd C2 14 1 13 2 12 3 SCL 15 KXCNL 4 11 INT1 10 7 ADDR 9 6 SDA 5 INT2 8 Table 4. KXCNL Pin Descriptions Pin Name 1 VIO 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 NC NC SCL GND SDA ADDR NC INT2 NC INT1 GND NC Vdd NC NC Description The power supply input for the digital logic and communication bus. Decouple this pin to ground with a 0.001 - 0.01uF ceramic capacitor. Not Connected Internally. Not Connected Internally. I2C Serial Clock Ground I2C Serial Data I2C Address selection. Connect to VIO or GND to select I2C slave address. Not Connected Internally. Physical Interrupt 2 Not Connected Internally. Physical Interrupt 1 / Data Ready Ground Not Connected Internally. The main power supply input. Decouple this pin to ground with a 0.1 - 0.47uF ceramic capacitor. Not Connected Internally. Not Connected Internally. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 7 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 Test Specifications ! Special Characteristics: These characteristics have been identified as being critical to the customer. Every part is tested to verify its conformance to specification prior to shipment. Table 5. Test Specifications Parameter Current consumption ODR7 Offset ODR clock accuracy Specification <250uA 150mg 10% Test Conditions 25C, Vdd = 2.5 V 25C, Vdd = 2.5 V 25C, Vdd = 2.5 V All specifications in Tables 1, 2, and 3 which are not listed in Table 5 (above) are tested on an audit or validation basis only and are not guaranteed to be within the minimum and maximum values prior to shipment. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 8 of 51 PART NUMBER: 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications KXCNL-1010 Rev 3.0 Package Dimensions and Orientation 3 x 3 x 0.9 mm LGA All dimensions and tolerances conform to ASME Y14.5M-1994 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 9 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 Orientation Pin 1 +X +Z +Y When device is accelerated in +X, +Y or +Z direction, the corresponding output will increase. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 10 of 51 PART NUMBER: 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications KXCNL-1010 Rev 3.0 Static X/Y/Z Output Response versus Orientation to Earth's surface (1g): SC_1=0, SC_0=0 ( 2g) Position 1 2 3 4 Diagram X (counts) Y (counts) Z (counts) X-Polarity Y-Polarity Z-Polarity 0 -1024 0 0 0 0 5 Top 6 Bottom Bottom Top -1024 0 0 0 1024 0 1024 0 0 0 0 1024 0 0 -1024 0 0 0 + 0 + 0 0 0 0 + 0 0 - (1g) Earth's Surface Static X/Y/Z Output Response versus Orientation to Earth's surface (1g): SC_1=0, SC_0=1 ( 4g) Position 1 2 3 4 Diagram X (counts) Y (counts) Z (counts) X-Polarity Y-Polarity Z-Polarity 0 -512 0 0 0 0 5 Top 6 Bottom Bottom Top -512 0 0 0 512 0 512 0 0 0 0 512 0 0 -512 0 0 0 + 0 + 0 0 0 0 + 0 0 - (1g) Earth's Surface 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 11 of 51 PART NUMBER: 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications KXCNL-1010 Rev 3.0 Static X/Y/Z Output Response versus Orientation to Earth's surface (1g): SC_1=1, SC_0=0 ( 6g) Position 1 2 3 4 Diagram X (counts) Y (counts) Z (counts) X-Polarity Y-Polarity Z-Polarity 0 -341 0 0 0 0 5 Top 6 Bottom Bottom Top -341 0 0 0 341 0 341 0 0 0 0 341 0 0 -341 0 0 0 + 0 + 0 0 0 0 + 0 0 - (1g) Earth's Surface Static X/Y/Z Output Response versus Orientation to Earth's surface (1g): SC_1=1, SC_0=1 ( 8g) Position 1 2 3 4 Diagram X (counts) Y (counts) Z (counts) X-Polarity Y-Polarity Z-Polarity 0 -256 0 0 0 0 5 Top 6 Bottom Bottom Top -256 0 0 0 256 0 256 0 0 0 0 256 0 0 -256 0 0 0 + 0 + 0 0 0 0 + 0 0 - (1g) Earth's Surface 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 12 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 Land Pattern Recommendation Soldering Soldering recommendations are available upon request or from www.kionix.com. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 13 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 State Programs The most important feature of the KXCNL is that it has two independent State Programs which can be programmed by the user to produce interrupts and peak values. A State Program follows a structure of successive states. From each state (n) it is only possible to have a transition to the next state (n+1) or to the state pointed to by the Reset Pointer (state 1). Transition to the Reset Point happens when the "RESET condition" is true. Transition to the next step happens when "NEXT condition" is true. An interrupt is sent when the Output/Stop/Continue state is reached. In the KXCNL, a State Program is a series of states, parameters and internal memories running an algorithm in its own logic machine. Two independent State Program areas are defined (State Program 1 and State Program 2). Each program can be one shot run or continuously running. Outputs of program are internal interrupt signal and interrupt source information. Program code steps and parameter sets are loaded into fixed register memory space by the host. Input data comes from measurement/signal blocks according ODR and DES2 timing definitions. One sample is the timing base for the NEXT and RESET conditions. State Programs 1 and 2 are running independently or synchronized but with same input data. Interrupts are the main output of the State Programs. According program flow, the channel that triggered the interrupt also memorizes its peak (highest or lowest) value. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 14 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 State Program 1 and 2 are identical and exactly working same manners with some exceptions as extra sub functionalities: State Program 2 has decimator functionality. State Program 2 has a difference (DIFF) functionality/filter. The DIFF filter can be configured with two settings: o Difference between current and previous data values (X,Y,Z) o Difference between current data values and a constant When DIFF functionality selected in State Program 2, vector calculated value (V) is left intact. State Programs can be debugged with simple step method and host assistance. When register /CNTL1, bit DEBUG == 1, normal measurement data is not fed to the State Programs. Instead, the host feeds manual data to the debug input registers (/X,Y,Z_DEBUG) to imitate measurement data. This debug data is sent to the state programs after writing the /Z_DEBUG register (stepping command like clock). Debug (input) data is feed to State Programs via registers: /X_DEBUG = debug feed for x - channel /Y_DEBUG = debug feed for y - channel /Z_DEBUG = debug feed for z - channel 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 15 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 Signal path The acceleration measurement data flows through several paths according customizable setup of the KXCNL. Real acceleration measurement data is available to external applications through the 12-bit /OUT_X, /OUT_Y, and /OUT_Z registers. Data is provided at the selected ODR. The Integrated Functions of the KXCNL are not using the raw 12-bit data. There are several other data forms available for the Integrated Interrupt Functions (State Programs). Internal data sets in 8-bit format for State Programs usage are: Raw (X,Y,Z) acceleration data limited in range from -127 to +127 Vector (V), calculated and filtered (if enabled), limited to range from -127 to +127 DIFF is data process method which calculates the difference of the current (X,Y,Z) data measurement to the previous (X,Y,Z) data measurement or the difference of the current (X,Y,Z) data measurement to set of constants. (Available only for State Program 2) Vector calculation and filter Total (3D) vector length is calculated with an approximation formula. The calculated vector length result is filtered with an adjustable Band Pass filter. The vector approximation formulas are the following: | | | | | | | || || | where: 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 16 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications * * * * * * PART NUMBER: KXCNL-1010 Rev 3.0 x, y, z are the 8-bit measured acceleration values limited in range from -127 to +127. a1 and a2 are temporary maximum 16-bit values. 45 and 77 are fixed 8-bit constants. 256 is the scale factor for the calculation. vraw is the vector length, maximum 16-bit scalar temporary value. If filtering is not enabled, vraw is fed to the State Programs as V after a limiter of -127 to +127. Vector filter: When enabled, the 16-bit vector scalar (vraw) data from the vector calculation phase is passed through a band pass filter. The target corner frequency for the band pass filter is 0.5Hz to 10Hz (in ODR5, 100Hz). ODR selection affects the corner frequencies so ODR5 as 100Hz is the main time base for the vector filter. Filter coefficients are adjustable. The calculation is performed with maximum 16-bit temporary values. FIR filter, 7 orders (8 taps) * 4 asymmetric coefficients (8b wide constants) * 8 tap filter as 4x2 structure o o o * * * /VFC_1, /VFC_2, /VCF_3, /VCF_4 and -/VFC_1, -/VFC_2, -/VCF_3, -/VCF_4 Reference construction: (53,127,127,53, -53,-127,-127,-53) Scale factor for filter output (temporary value) is 256 (16b to 8b) and it is limited to range from -127 to +127 Output is 8b filtered vector scalar (V) data (/V_I internal memory) Last 8 input values are kept in /BUF1 to /BUF8 (8b) internal memories Vector filter can be enabled or disable via register /CNTL4, bit VFILT setting. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 17 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 Power Modes The KXCNL has three power modes: Off, Stand-by, and Active. The part exists in one of these three modes at any given time. Off and Stand-by modes have very low current consumptions. Power Mode Off Off Off Stand-by Active Bus State VIO Vdd Function Outputs Active Active OFF ON OFF ON ON OFF OFF ON ON ON No sensor activity No sensor activity No sensor activity Waiting activation command All functionalities available Not available Not available Not available Not available Available Off mode One or both of the power supplies (Vdd or VIO) are not powered. The sensor is completely inactive and not reporting or communicating. Bus communication actions of other devices are not disturbed if they are using the same bus interface as this component. Initial Startup The preferred startup sequence is to turn on VIO before Vdd, but if Vdd is turned on first, the component will not affect the bus communications (no latch-up or other problems during engine system level wake-up). Power On Reset (POR) is performed every time when: 1. VIO supply is valid 2. Vdd power supply is going to valid level OR 1. VIO power supply is going to valid level 2. Vdd supply is valid When POR occurs, the following registers and signals are set and the part is put into Stand-by mode: * Interrupt (INT1/DRDY and INT2) signals are set to inactive (high Z) * Registers set to default: o /STAT o /CNTL1 (14h) o /CNTL2 o /CNTL3 o /CNTL4 o Offset registers (/OFF_X, /OFF_Y, /OFF_Z) o /OUTS1, OUTS2 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 18 of 51 PART NUMBER: 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications KXCNL-1010 Rev 3.0 Stand-by mode The primary function of the stand-by mode is to ensure fast wake-up to active mode and to minimize current consumption. This mode is set as default when both power supplies are applied and the POR function occurs. A Soft Reset command also performs the POR function and puts the part into Stand-by mode. Stand-by mode is a low power waiting state for fast turn on time. All time critical functionalities are ready to start measurement. Bus communication actions of other components are not disturbed if they are using the same bus. There is only one possible way to change to active mode - a register command via the I2C bus. Active mode Stand-by-mode can be changed to Active mode by writing to register /CNTL1, bit PC = 1. Active mode engages the full functionality of accelerometer measurements. The host also has the ability to change settings in the control registers, readback status registers, and program state machines. Active mode to Stand-by mode transitions Two possible methods for transition from Active mode to Stand-by mode can be used. 1. Register /CNTL1, PC =0 command: a. Status register /STAT1 is set to default value b. Interrupt (INT1/DRDY and INT2) signals are set to inactive (High Z/High impedance) c. Register memory is kept intact 2. Register /CNTL4, STRT=1 command: a. changes are performed to physical signal and register values as POR sequence When a transition from Active mode to Stand-by mode and back to Active mode has been done by the host: If State Program 1 /CNTL2, SM1_EN = 1 (State Program 1 was running in earlier Active mode session), then State Program 1 is disabled during the Stand-by mode and re-enabled when the component is returned to Active mode. However, this resets State Program 1 to its Default Initial position. If State Program 2 /CNTL3, SM2_EN = 1 (State Program 2 was running in earlier Active mode session), then State Program 2 is disabled during the Stand-by mode and re-enabled when the component is returned to Active mode. However, this resets State Program 1 to its Default Initial position. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 19 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 KXCNL Digital Interface The Kionix KXCNL digital accelerometer has the ability to communicate on the I 2C digital serial interface bus. This flexibility allows for easy system integration by eliminating analog-to-digital converter requirements and by providing direct communication with system micro-controllers. The serial interface terms and descriptions as indicated in Table 6 below will be observed throughout this document. Term Transmitter Receiver Master Slave Description The device that transmits data to the bus. The device that receives data from the bus. The device that initiates a transfer, generates clock signals, and terminates a transfer. The device addressed by the Master. Table 6. Serial Interface Terminologies I2C Serial Interface As previously mentioned, the KXCNL has the ability to communicate on an I2C bus. I2C is primarily used for synchronous serial communication between a Master device and one or more Slave devices. The Master, typically a micro controller, provides the serial clock signal and addresses Slave devices on the bus. The KXCNL always operates as a Slave device during standard Master-Slave I2C operation. I2C is a two-wire serial interface that contains a Serial Clock (SCL) line and a Serial Data (SDA) line. SCL is a serial clock that is provided by the Master, but can be held low by any Slave device, putting the Master into a wait condition. SDA is a bi-directional line used to transmit and receive data to and from the interface. Data is transmitted MSB (Most Significant Bit) first in 8-bit per byte format, and the number of bytes transmitted per transfer is unlimited. The I2C bus is considered free when both lines are high. I2C Operation Transactions on the I2C bus begin after the Master transmits a start condition (S), which is defined as a high-to-low transition on the data line while the SCL line is held high. The bus is considered busy after this condition. The next byte of data transmitted after the start condition contains the Slave Address (SAD) in the seven MSBs (Most Significant Bits), and the LSB (Least Significant Bit) tells whether the Master will be receiving data `1' from the Slave or transmitting data `0' to the Slave. When a Slave Address is sent, each device on the bus compares the seven MSBs with its internally stored address. If they match, the device considers itself addressed by the Master. The Slave Address associated with the KXCNL is: ADDR pin status ADDR = 0 ADDR = 1 SAD 0011110 (1Eh) 0011101 (1Dh) SAD + Read 00111101 (3Dh) 00111011 (3Bh) SAD + Write 00111100 (3Ch) 00111010 (3Ah) It is mandatory that receiving devices acknowledge (ACK) each transaction. Therefore, the transmitter must release the SDA line during this ACK pulse. The receiver then pulls the data line low so that it 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 20 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 remains stable low during the high period of the ACK clock pulse. A receiver that has been addressed, whether it is Master or Slave, is obliged to generate an ACK after each byte of data has been received. To conclude a transaction, the Master must transmit a stop condition (P) by transitioning the SDA line from low to high while SCL is high. The I2C bus is now free. Writing to a KXCNL 8-bit Register Upon power up, the KXCNL enters into stand-by mode. The I2C Master must write to the KXCNL's control registers to set its operational mode. Therefore, when writing to a control register on the I2C bus, as shown Sequence 1 on the following page, the following protocol must be observed: After a start condition, SAD+W transmission, and the KXCNL ACK has been returned, an 8-bit Register Address (RA) command is transmitted by the Master. This command is telling the KXCNL to which 8-bit register the Master will be writing the data. The KXCNL acknowledges the RA and the Master transmits the data to be stored in the 8-bit register. The KXCNL acknowledges that it has received the data and the Master transmits a stop condition (P) to end the data transfer. The data sent to the KXCNL is now stored in the appropriate register. The KXCNL automatically increments the received RA commands and, therefore, multiple bytes of data can be written to sequential registers after each Slave ACK as shown in Sequence 2 on the following page. Reading from a KXCNL 8-bit Register When reading data from a KXCNL 8-bit register on the I2C bus, as shown in Sequence 3 on the next page, the following protocol must be observed: The Master first transmits a start condition (S) and the appropriate Slave Address (SAD) with the LSB set at `0' to write. The KXCNL acknowledges and the Master transmits the 8-bit RA of the register it wants to read. The KXCNL again acknowledges, and the Master transmits a repeated start condition (Sr). After the repeated start condition, the Master addresses the KXCNL with a `1' in the LSB (SAD+R) to read from the previously selected register. The Slave then acknowledges and transmits the data from the requested register. The Master does not acknowledge (NACK) it received the transmitted data, but transmits a stop condition to end the data transfer. Note that the KXCNL automatically increments through its sequential registers, allowing data to be read from multiple registers following a single SAD+R command as shown below in Sequence 4 on the following page. If a receiver cannot transmit or receive another complete byte of data until it has performed some other function, it can hold SCL low to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases SCL. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 21 of 51 PART NUMBER: 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications KXCNL-1010 Rev 3.0 Data Transfer Sequences The following information clearly illustrates the variety of data transfers that can occur on the I 2C bus and how the Master and Slave interact during these transfers. Table 7 defines the I 2C terms used during the data transfers. Term S Sr SAD W R ACK NACK RA Data P Definition Start Condition Repeated Start Condition Slave Address Write Bit Read Bit Acknowledge Not Acknowledge Register Address Transmitted/Received Data Stop Condition Table 7. I2C Terms Sequence 1. The Master is writing one byte to the Slave. Master Slave S SAD + W RA ACK DATA ACK P ACK Sequence 2. The Master is writing multiple bytes to the Slave. Master Slave S SAD + W RA ACK DATA ACK DATA ACK P ACK Sequence 3. The Master is receiving one byte of data from the Slave. Master Slave S SAD + W RA ACK Sr SAD + R ACK NACK ACK P DATA Sequence 4. The Master is receiving multiple bytes of data from the Slave. Master Slave S SAD + W 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com RA ACK Sr ACK SAD + R ACK ACK DATA NACK DATA (c) 2013 Kionix - All Rights Reserved 1.0 Page 22 of 51 P 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 HS-mode To enter the 3.4MHz high speed mode of communication, the device must receive the following sequence of conditions from the master: a Start condition followed by a Master code (00001XXX) and a Master Nonacknowledge. Once recognized, the device switches to HS-mode communication. Read/write data transfers then proceed as described in the sequences above. Devices return to the FS-mode after a STOP occurrence on the bus. Sequence 5. HS-mode data transfer of the Master writing one byte to the Slave. Speed Master Slave S FS-mode M-code NACK 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com S SAD + W ACK HS-mode RA ACK FS-mode DATA P ACK (c) 2013 Kionix - All Rights Reserved 1.0 Page 23 of 51 PART NUMBER: 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications KXCNL-1010 Rev 3.0 KXCNL Register Map Register Name Type Read/Write Reserved1 /INFO1 /INFO2 /WIA /OUTX_L /OUTX_H /OUTY_L /OUTY_H /OUTZ_L /OUTZ_H /LC_L /LC_H /STAT /PEAK1 /PEAK2 /CNTL1 /CNTL2 /CNTL3 /CNTL4 /THRS3 /OFF_X /OFF_Y /OFF_Z Reserved1 /CS_X /CS_Y /CS_Z Reserved1 /X_DEBUG /Y_DEBUG /Z_DEBUG Reserved1 /VFC_1 /VFC_2 /VFC_3 /VFC_4 R R R R R R R R R R/W R/W R R R R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Reserved1 /ST1_1 /ST2_1 /ST3_1 /ST4_1 /ST5_1 /ST6_1 /ST7_1 /ST8_1 /ST9_1 /ST10_1 /ST11_1 /ST12_1 /ST13_1 /ST14_1 /ST15_1 /ST16_1 /TIM4_1 /TIM3_1 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com W W W W W W W W W W W W W W W W W W I2C Read/Write Address Hex Binary 00h - 0000 0000 - 0Ch 0000 1100 0Dh 0000 1101 0Eh 0000 1110 0Fh 0000 1111 10h 0001 0000 11h 0001 0001 12h 0001 0010 13h 0001 0011 14h 0001 0100 15h 0001 0101 16h 0001 0110 17h 0001 0111 18h 0001 1000 19h 0001 1001 1Ah 0001 1010 1Bh 0001 1011 1Ch 0001 1100 1Dh 0001 1101 1Eh 0001 1110 1Fh 0001 1111 20h 0010 0000 21h 0010 0001 22h 0010 0010 23h 0010 0011 24h 0010 0100 25h 0010 0101 26h 0010 0110 27h 0010 0111 28h 0010 1000 29h 0010 1001 2Ah 0010 1010 2Bh 0010 1011 2Ch 0010 1100 2Dh 0010 1101 2Eh 0010 1110 2Fh 0010 1111 30h - 0011 0000 - 3Fh 0011 1111 40h 0100 0000 41h 0100 0001 42h 0100 0010 43h 0100 0011 44h 0100 0100 45h 0100 0101 46h 0100 0110 47h 0100 0111 48h 0100 1000 49h 0100 1001 4Ah 0100 1010 4Bh 0100 1011 4Ch 0100 1100 4Dh 0100 1101 4Eh 0100 1110 4Fh 0100 1111 50h 0101 0000 51h 0101 0001 (c) 2013 Kionix - All Rights Reserved 1.0 Page 24 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications Register Name Type Read/Write /TIM2_1_L /TIM2_1_H /TIM1_1_L /TIM1_1_H /THRS2_1 /THRS1_1 Not used - fixed content /SA1 /MA1 /SETT1 /PPRP1 /TC1_L /TC1_H /OUTS1 /ST1_2 /ST2_2 /ST3_2 /ST4_2 /ST5_2 /ST6_2 /ST7_2 /ST8_2 /ST9_2 /ST10_2 /ST11_2 /ST12_2 /ST13_2 /ST14_2 /ST15_2 /ST16_2 /TIM4_2 /TIM3_2 /TIM2_2_L /TIM2_2_H /TIM1_2_L /TIM1_2_H /THRS2_2 /THRS1_2 /DES2 /SA2 /MA2 /SETT2 /PPRP2 /TC2_L /TC2_H /OUTS2 W W W W W W R W W W R R R R W W W W W W W W W W W W W W W W W W W W W W W W W W W W R R R R PART NUMBER: KXCNL-1010 Rev 3.0 I2C Read/Write Address Hex Binary 52h 0101 0010 53h 0101 0011 54h 0101 0100 55h 0101 0101 56h 0101 0110 57h 0101 0111 58h 0101 1000 59h 0101 1001 5Ah 0101 1010 5Bh 0101 1011 5Ch 0101 1100 5Dh 0101 1101 5Eh 0101 1110 5Fh 0101 1111 60h 0110 0000 61h 0110 0001 62h 0110 0010 63h 0110 0011 64h 0110 0100 65h 0110 0101 66h 0110 0110 67h 0110 0111 68h 0110 1000 69h 0110 1001 6Ah 0110 1010 6Bh 0110 1011 6Ch 0110 1100 6Dh 0110 1101 6Eh 0110 1110 6Fh 0110 1111 70h 0111 0000 71h 0111 0001 72h 0111 0010 73h 0111 0011 74h 0111 0100 75h 0111 0101 76h 0111 0110 77h 0111 0111 78h 0111 1000 79h 0111 1001 7Ah 0111 1010 7Bh 0111 1011 7Ch 0111 1100 7Dh 0111 1101 7Eh 0111 1110 7Fh 0111 1111 Notes: 1. Reserved registers should not be written to. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 25 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 KXCNL Register Descriptions Information registers /INFO1 This register can be used for optional supplier information. R X Bit7 R X Bit6 R X Bit5 R X Bit4 R X Bit3 R X Bit2 R R X X Bit1 Bit0 2 I C Address: 0x0Dh Reset Value 00000000 /INFO2 A second register can be used for optional supplier information. R X Bit7 R X Bit6 R X Bit5 R X Bit4 R X Bit3 R X Bit2 R R X X Bit1 Bit0 2 I C Address: 0x0Eh Reset Value 00000000 /WIA This register can be used for supplier recognition (Who I Am ID), as it can be factory written to a known byte value. The default value is 0x0Bh. R WIA7 Bit7 R WIA6 Bit6 R WIA5 Bit5 R WIA4 Bit4 R WIA3 Bit3 R WIA2 Bit2 R R WIA1 WIA0 Bit1 Bit0 2 I C Address: 0x0Fh Reset Value 00001011 Accelerometer Outputs These registers contain up to 12-bits of valid acceleration data for each axis. The data is updated every user-defined ODR period, is protected from overwrite during each read, and can be converted from digital counts to acceleration (g) per Table 8 below. If /CNTL1, DEBUG == 0, data is used for State Programs. If /CNTL1, DEBUG == 1, data is not fed to State Programs. Data is provided as a signed value (upper part of MSB is sign adjusted) in little Endian form. 12-bit Data Range = +/-2g Range = +/-4g Range = +/-6g Range = +/-8g 0111 1111 1111 +1.999g +3.998g +5.997g +7.996g 0111 1111 1110 +1.998g +3.996g +5.994g +7.992g ... ... ... ... 0000 0000 0001 +0.001g +0.002g +0.003g +0.004g 0000 0000 0000 0.000g 0.000g 0.000g 0.000g 1111 1111 1111 -0.001g -0.002g -0.003g -0.004g ... ... ... ... 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 26 of 51 PART NUMBER: 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications KXCNL-1010 Rev 3.0 12-bit Data Range = +/-2g Range = +/-4g Range = +/-6g Range = +/-8g 1000 0000 0001 -1.999g -3.998g -5.997g -7.996g 1000 0000 0000 -2.000g -4.000g -6.000g -8.000g Table 8. Acceleration (g) Calculation /OUTX_L X-axis accelerometer output least significant byte R XOUTD7 Bit7 R XOUTD6 Bit6 R XOUTD5 Bit5 R XOUTD4 Bit4 R XOUTD3 Bit3 R R R XOUTD2 XOUTD1 XOUTD0 Bit2 Bit1 Bit0 2 I C Address: 0x10h /OUTX_H X-axis accelerometer output most significant byte R R R R R R R R XOUTD11 XOUTD11 XOUTD11 XOUTD11 XOUTD11 XOUTD10 XOUTD9 XOUTD8 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 2 I C Address: 0x11h /OUTY_L Y-axis accelerometer output least significant byte R YOUTD7 Bit7 R YOUTD6 Bit6 R YOUTD5 Bit5 R YOUTD4 Bit4 R YOUTD3 Bit3 R R R YOUTD2 YOUTD1 YOUTD0 Bit2 Bit1 Bit0 2 I C Address: 0x12h /OUTY_H Y-axis accelerometer output most significant byte R R R R R R R R YOUTD11 YOUTD11 YOUTD11 YOUTD11 YOUTD11 YOUTD10 YOUTD9 YOUTD8 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 2 I C Address: 0x13h /OUTZ_L Z-axis accelerometer output least significant byte R ZOUTD7 Bit7 R ZOUTD6 Bit6 R ZOUTD5 Bit5 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com R ZOUTD4 Bit4 R ZOUTD3 Bit3 R R R ZOUTD2 ZOUTD1 ZOUTD0 Bit2 Bit1 Bit0 2 I C Address: 0x14h (c) 2013 Kionix - All Rights Reserved 1.0 Page 27 of 51 PART NUMBER: 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications KXCNL-1010 Rev 3.0 /OUTZ_H Z-axis accelerometer output most significant byte R R R R R R R R ZOUTD11 ZOUTD11 ZOUTD11 ZOUTD11 ZOUTD11 ZOUTD10 ZOUTD9 ZOUTD8 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 2 I C Address: 0x15h Long Counter These two registers contain up to 16-bits of long counter information. /LC_L Long counter least significant byte R LC7 Bit7 R LC6 Bit6 R LC5 Bit5 R LC4 Bit4 R LC3 Bit3 R LC2 Bit2 R R LC1 LC0 Bit1 Bit0 2 I C Address: 0x16h Reset Value 11111111 R LC11 Bit3 R LC10 Bit2 R R LC9 LC8 Bit1 Bit0 2 I C Address: 0x17h Reset Value 11111111 /LC_H Long counter most significant byte R LC15 Bit7 R LC14 Bit6 R LC13 Bit5 /LC counter = -01h, /LC counter = 00h, /LC counter > 00h, R LC12 Bit4 Status: /LC is not valid, counting stopped Status: /LC counter is full, interrupt happens and -01h will be set to counter Status: /LC counting Reading of the /LC counter resets the /STAT, LONG flag to default (0). 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 28 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 /STAT This register reports the status of the accelerometer output. R LONG Bit7 R SYNCW Bit6 R SYNC1 Bit5 R SYNC2 Bit4 R R R R INT_SM1 INT_SM2 DOR DRDY Bit3 Bit2 Bit1 Bit0 2 I C Address: 0x18h Reset Value 00000000 LONG is the long counter interrupt and is common to both State Programs. Reset to default value by reading /LC register. LONG = 0 - no interrupt LONG = 1 - Long Counter /LC interrupt flag SYNCW provides common information for OUTW host action waiting. Reset to default value when OUTSy register (State Program 1 or 2) is read. SYNCW = 0 - no actions are waiting from the Host SYNCW = 1 - Host action is waiting after OUTW command. SYNC1 reports the synchronization status of State Program 1. SYNC1 = 0 - State Program 1 running normally. SYNC1 = 1 - State Program 1 stopped and waiting for restart request from State Program 2. SYNC2 reports the synchronization status of State Program 2. SYNC2 = 0 - State Program 2 running normally. SYNC2 = 1 - State Program 2 stopped and waiting for restart request from State Program 1. INT_SM1 reports the interrupt status of State Program 1. Interrupt infomation is released/reset when /OUTS1 register read. INT_SM1 = 0 - No State Program 1 interrupt. INT_SM1 = 1 - State Program 1 interrupt. INT_SM2 reports the interrupt status of State Program 2. Interrupt infomation is released/reset when /OUTS2 register read. INT_SM2 = 0 - No State Program 2 interrupt. INT_SM2 = 1 - State Program 2 interrupt. DOR reports a data overrun condition when the stream data is not read from the output registers before the next data samples are starting to be measured. This data overrun bit is reset when the next sample is ready. DOR = 0 - No data overrun. DOR = 1 - Data overrun. DRDY reports the data ready condition of the streaming data. DRDY = 0 - Data not ready. DRDY = 1 - Data ready. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 29 of 51 PART NUMBER: 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications KXCNL-1010 Rev 3.0 /PEAK1 Peak detector value for Next condition of State Program 1. State Program 1 stores the highest/lowest peak data value to this register. /PEAK1 value is reset when REL command occurs or new initial start occurs. R R R R R R R R PEAK1_7 PEAK1_6 PEAK1_5 PEAK1_4 PEAK1_3 PEAK1_2 PEAK1_1 PEAK1_0 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 2 I C Address: 0x19h Reset Value 00000000 /PEAK2 Peak detector value for Next condition of State Program 2. State Program 2 stores the highest/lowest peak data value to this register. /PEAK2 value is reset when REL command occurs or new initial start occurs. R R R R R R R R PEAK2_7 PEAK2_6 PEAK2_5 PEAK2_4 PEAK2_3 PEAK2_2 PEAK2_1 PEAK2_0 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 2 I C Address: 0x1Ah Reset Value 00000000 /CNTL1 Read/write control register that controls the main feature set. R/W PC Bit7 R/W SC_1 Bit6 R/W SC_0 Bit5 R/W ODR_2 Bit4 R/W ODR_1 Bit3 R/W ODR_0 Bit2 R/W R/W DEBUG IEN Bit1 Bit0 2 I C Address: 0x1Bh Reset Value 00010100 PC controls the operating mode of the KXCNL. PC = 0 - stand-by mode PC = 1 - operating (active) mode SC_1, SC_0 sets the g-range for the accelerometer outputs per Table 12. The default grange is 2 g. SC_1 0 0 1 1 SC_0 0 1 0 1 g-range 2g 4g 6g 8g Table 12. g-range ODR_2, ODR_1, ODR_0 sets the output data rate for the accelerometer outputs per Table 12. The default ODR is 100Hz. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 30 of 51 PART NUMBER: 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications Name ODR0 ODR1 ODR2 ODR3 ODR4 ODR5 ODR6 ODR7 ODR_2 ODR_1 ODR_0 Output Data Rate 0 0 0 3.125 Hz 0 0 1 6.25 Hz 0 1 0 12.5 Hz 0 1 1 25 Hz 1 0 0 50 Hz 1 0 1 100 Hz 1 1 0 400 Hz 1 1 1 1600 Hz KXCNL-1010 Rev 3.0 Filter cf None None None None None 50 Hz 200 Hz 800 Hz Table 12. Output Data Rate DEBUG controls the State Program Step Debug mode of the KXCNL. DEBUG = 0 - normal operation of State Programs with /OUTX, /OUTY, and /OUTZ stream data registers are fed to State Programs. DEBUG = 1 - debug stepping of State Programs with /OUTX, /OUTY, and /OUTZ stream data registers not fed to State Programs. Debug inputs are fetched from /X, Y, Z_DEBUG registers. One step of the State Programs is processed with the write of /Z_DEBUG. IEN is the main interrupt enable switch to allow State Programs to route interrupts to INT1/DRDY and INT2 pads. IEN = 0 - physical interrupts disabled. IEN = 1 - physical interrupts enabled. /CNTL2 Read/write control register that controls the State Program 1. R/W R/W R/W HYST2_1 HYST1_1 HYST0_1 Bit7 Bit6 Bit5 R/W 0 Bit4 R/W SM1_PIN Bit3 R/W 0 Bit2 R/W R/W 0 SM1_EN Bit1 Bit0 2 I C Address: 0x1Ch Reset Value 00000000 HYST2_1, HYST1_1, HYST0_1 sets the (unsigned) hysteresis limit which is added or subtracted from the threshold value in State Program 1. 000 = 0 LSB (default) 111 = 7 LSB (maximum hysteresis) SM1_PIN controls the routing of the State Program 1 interrupt. SM1_PIN = 0 - State Program 1 interrupt routed to INT1 SM1_PIN = 1 - State Program 1 interrupt routed to INT2 SM1_EN enables State Program 1. Changing this bit from a 0 to a 1 initiates State Program 1. State Program 1 can control this bit according to the program code. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 31 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 SM1_EN = 0 - State Program 1 disabled. All State Program 1 related temporary memories and registers are left intact. SM1_EN = 1 - State Program 1 enabled. Default Initial Start-task of State Program 1 is started. /CNTL3 Read/write control register that controls the State Program 2. R/W R/W R/W HYST2_2 HYST1_2 HYST0_2 Bit7 Bit6 Bit5 R/W 0 Bit4 R/W SM2_PIN Bit3 R/W 0 Bit2 R/W R/W 0 SM2_EN Bit1 Bit0 2 I C Address: 0x1Dh Reset Value 00000000 HYST2_2, HYST1_2, HYST0_2 sets the (unsigned) hysteresis limit which is added or subtracted from the threshold value in State Program 2. 000 = 0 LSB (default) 111 = 7 LSB (maximum hysteresis) SM2_PIN controls the routing of the State Program 2 interrupt. SM2_PIN = 0 - State Program 2 interrupt routed to INT1 SM2_PIN = 1 - State Program 2 interrupt routed to INT2 SM2_EN enables State Program 2. Changing this bit from a 0 to a 1 initiates State Program 2. State Program 2 can control this bit according to the program code. SM2_EN = 0 - State Program 2 disabled. All State Program 2 related temporary memories and registers are left intact. SM2_EN = 1 - State Program 2 enabled. Default Initial Start-task of State Program 2 is started. /CNTL4 Read/write control register that controls several functions of the KXCNL. R/W DR_EN Bit7 R/W IEA Bit6 R/W IEL Bit5 R/W R/W INT2_EN INT1_EN Bit4 Bit3 R/W VFILT Bit2 R/W R/W STP STRT Bit1 Bit0 2 I C Address: 0x1Eh Reset Value 00000000 DR_EN sends the data ready signal (DRDY) to the INT1 pin. DR_EN = 0 Data Ready signal is not connected to INT1. DR_EN = 1 Data Ready signal is connected to INT1 and overrides any other interrupt settings. IEA controls the polarity of interrupt signals. IEA = 0 - Interrupt signals active LOW. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 32 of 51 PART NUMBER: 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications KXCNL-1010 Rev 3.0 IEA = 1 - Interrupt signals active HIGH. IEL controls the latching state of interrupt signals. IEA = 0 - Interrupt signals are latched. IEA = 1 - Interrupt signals are pulsed. INT2_EN enables the INT2 pin. INT2_EN = 0 - INT2 signal disabled. INT2 pin in high-Z state. INT2_EN = 1 - INT2 signal enabled and signal is fully functional. \CNTL1, IEN must be taken into account also. INT1_EN enables the INT1/DRDY pin. INT1_EN = 0 - INT1/DRDY signal disabled. INT1/DRDY pin in high-Z state. INT1_EN = 1 - INT1/DRDY signal enabled and signal is fully functional. \CNTL1, IEN or /CNTL4, DR_EN must be taken into account also. VFILT enables or disables the Vector Filter. VFILT = 0 - Vector filter disabled. VFILT = 1 - Vector filter enabled. STP controls the activation of self test. STP = 0 - Normal operation with no Self Test effect. STP = 1 - Positive Self Test effect. STRT performs a Soft Reset of the KXCNL if set to a 1. Similar to POR, defaults for registers are loaded from internal memory. Once the reset is complete, this bit is set to 0. /THRS3 Read/write register that contains the common threshold for overrun detection. This threshold is always unsigned (abs) regardless of /SETTy, ABS settings and is common to both State Programs. If any axis value exceeds /THRS3 limit (regardless /TAMxAy status), then the RESET action (/PPy=/RPy) and the RESET Initial Start task immediately occur. R/W R/W R/W R/W R/W R/W R/W R/W THRS3_7 THRS3_6 THRS3_5 THRS3_4 THRS3_3 THRS3_2 THRS3_1 THRS3_0 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 2 I C Address: 0x1Fh Reset Value 00000000 Offset correction The following three registers contain up to 8-bits of offset correction for each axis. Because there are typically offset drifts after solder reflow, there is sometimes a need to zero or normalize the outputs for better application performance. These signed offset correction values are multiplied by 2 and subtracted from the outputs provided to the State Programs and to the streaming 12-bit data registers. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 33 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 /OFF_X X-axis accelerometer offset correction R/W OFF_X7 Bit7 R/W OFF_X6 Bit6 R/W OFF_X5 Bit5 R/W OFF_X4 Bit4 R/W OFF_X3 Bit3 R/W OFF_X2 Bit2 R/W R/W OFF_X1 OFF_X0 Bit1 Bit0 2 I C Address: 0x20h Reset Value 00000000 R/W OFF_Y2 Bit2 R/W R/W OFF_Y1 OFF_Y0 Bit1 Bit0 2 I C Address: 0x21h Reset Value 00000000 R/W OFF_Z2 Bit2 R/W R/W OFF_Z1 OFF_Z0 Bit1 Bit0 2 I C Address: 0x22h Reset Value 00000000 /OFF_Y Y-axis accelerometer offset correction R/W OFF_Y7 Bit7 R/W OFF_Y6 Bit6 R/W OFF_Y5 Bit5 R/W OFF_Y4 Bit4 R/W OFF_Y3 Bit3 /OFF_Z Z-axis accelerometer offset correction R/W OFF_Z7 Bit7 R/W OFF_Z6 Bit6 R/W OFF_Z5 Bit5 R/W OFF_Z4 Bit4 R/W OFF_Z3 Bit3 Constant Shift The following three registers contain up to 8-bits of constant shift data for each axis. The constant shift acts like a temporary offset shift and is used for the DIFF function available only inside State Program 2. /CS_X X-axis accelerometer constant shift R/W CS_X7 Bit7 R/W CS_X6 Bit6 R/W CS_X5 Bit5 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com R/W CS_X4 Bit4 R/W CS_X3 Bit3 R/W CS_X2 Bit2 R/W R/W CS_X1 CS_X0 Bit1 Bit0 2 I C Address: 0x24h Reset Value 00000000 (c) 2013 Kionix - All Rights Reserved 1.0 Page 34 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 /CS_Y Y-axis accelerometer constant shift R/W CS_Y7 Bit7 R/W CS_Y6 Bit6 R/W CS_Y5 Bit5 R/W CS_Y4 Bit4 R/W CS_Y3 Bit3 R/W CS_Y2 Bit2 R/W R/W CS_Y1 CS_Y0 Bit1 Bit0 2 I C Address: 0x25h Reset Value 00000000 R/W CS_Z3 Bit3 R/W CS_Z2 Bit2 R/W R/W CS_Z1 CS_Z0 Bit1 Bit0 2 I C Address: 0x26h Reset Value 00000000 /CS_Z Z-axis accelerometer constant shift R/W CS_Z7 Bit7 R/W CS_Z6 Bit6 R/W CS_Z5 Bit5 R/W CS_Z4 Bit4 Debug input The following three registers contain 8-bits of debug input data for each axis. If /CNTL1, DEBUG == 1, data from these registers is fed to the State Programs when /OUTSx is read (as step command). /X_DEBUG X-axis accelerometer debug input R/W R/W R/W R/W R/W R/W R/W R/W X_DEBUG7 X_DEBUG6 X_DEBUG5 X_DEBUG4 X_DEBUG3 X_DEBUG2 X_DEBUG1 X_DEBUG0 Reset Value Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 00000000 2 I C Address: 0x28h /Y_DEBUG Y-axis accelerometer debug input R/W R/W R/W R/W R/W R/W R/W R/W Y_DEBUG7 Y_DEBUG6 Y_DEBUG5 Y_DEBUG4 Y_DEBUG3 Y_DEBUG2 Y_DEBUG1 Y_DEBUG0 Reset Value Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 00000000 2 I C Address: 0x29h /Z_DEBUG Z-axis accelerometer debug input R/W R/W R/W R/W R/W R/W R/W R/W Z_DEBUG7 Z_DEBUG6 Z_DEBUG5 Z_DEBUG4 Z_DEBUG3 Z_DEBUG2 Z_DEBUG1 Z_DEBUG0 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 2 I C Address: 0x2Ah 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com Reset Value 00000000 (c) 2013 Kionix - All Rights Reserved 1.0 Page 35 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 Vector filter coefficients Total acceleration vector length is calculated with an approximation formula. The calculated vector length result is filtered with an adjustable band pass filter. The following four registers contain 8-bit vector filter coefficients. /VFC_1 Vector calculation filter coefficient 1 R/W VFC1_7 Bit7 R/W VFC1_6 Bit6 R/W VFC1_5 Bit5 R/W VFC1_4 Bit4 R/W VFC1_3 Bit3 R/W VFC1_2 Bit2 R/W R/W VFC1_1 VFC1_0 Bit1 Bit0 2 I C Address: 0x2Ch Reset Value 00000000 R/W VFC2_3 Bit3 R/W VFC2_2 Bit2 R/W R/W VFC2_1 VFC2_0 Bit1 Bit0 2 I C Address: 0x2Dh Reset Value 00000000 R/W VFC3_3 Bit3 R/W VFC3_2 Bit2 R/W R/W VFC3_1 VFC3_0 Bit1 Bit0 2 I C Address: 0x2Eh Reset Value 00000000 R/W VFC4_3 Bit3 R/W VFC4_2 Bit2 R/W R/W VFC4_1 VFC4_0 Bit1 Bit0 2 I C Address: 0x2Fh Reset Value 00000000 /VFC_2 Vector calculation filter coefficient 2 R/W VFC2_7 Bit7 R/W VFC2_6 Bit6 R/W VFC2_5 Bit5 R/W VFC2_4 Bit4 /VFC_3 Vector calculation filter coefficient 3 R/W VFC3_7 Bit7 R/W VFC3_6 Bit6 R/W VFC3_5 Bit5 R/W VFC3_4 Bit4 /VFC_4 Vector calculation filter coefficient 4 R/W VFC4_7 Bit7 R/W VFC4_6 Bit6 R/W VFC4_5 Bit5 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com R/W VFC4_4 Bit4 (c) 2013 Kionix - All Rights Reserved 1.0 Page 36 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 State Program 1 The following 32 registers pertain to State Program 1. They contain the program code, timers, thresholds, masks, settings, and outputs. Register Name I2C Address Read/Write Name Description /ST1_1 0x40 -/W Step 1 code /ST2_1 0x41 -/W Step 2 code /ST3_1 0x42 -/W Step 3 code /ST4_1 0x43 -/W Step 4 code /ST5_1 0x44 -/W Step 5 code /ST6_1 0x45 -/W Step 6 code /ST7_1 0x46 -/W Step 7 code /ST8_1 0x47 -/W Step 8 code /ST9_1 0x48 -/W Step 9 code /ST10_1 0x49 -/W Step 10 code /ST11_1 0x4A -/W Step 11 code /ST12_1 0x4B -/W Step 12 code /ST13_1 0x4C -/W Step 13 code /ST14_1 0x4D -/W Step 14 code /ST15_1 0x4E -/W Step 15 code /ST16_1 0x4F -/W Step 16 code /TIM4_1 0x50 -/W Timer 4 General timer parameter, unsigned value /TIM3_1 0x51 -/W Timer 3 General timer parameter, unsigned value 0x52 -/W Timer 2 LSB 0x53 -/W Timer 2 MSB 0x54 -/W Timer 1 LSB 0x55 -/W Timer 1 MSB /THRS2_1 0x56 -/W Threshold 2 Signed value /THRS1_1 0x57 -/W Threshold 1 Signed value /TIM2_1 General timer parameter, unsigned value /TIM1_1 General timer parameter, unsigned value 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 37 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 /SA1 The register that controls the settings of swap axis and sign masks. -/W P_X Bit7 -/W N_X Bit6 -/W P_Y Bit5 -/W N_Y Bit4 -/W P_Z Bit3 -/W N_Z Bit2 -/W -/W P_V N_V Bit1 Bit0 2 I C Address: 0x59h P_X is axis mask x+. P_X = 0 x+ disabled. P_X = 1 x+ enabled. N_X is axis mask x-. N_X = 0 x- disabled. N_X = 1 x- enabled. P_Y is axis mask y+. P_Y = 0 y+ disabled. P_Y = 1 y+ enabled. N_Y is axis mask y-. N_Y = 0 y- disabled. N_Y = 1 y- enabled. P_Z is axis mask z+. P_Z = 0 z+ disabled. P_Z = 1 z+ enabled. N_Z is axis mask z-. N_Z = 0 z- disabled. N_Z = 1 z- enabled. P_V is axis mask v+. P_V = 0 v+ disabled. P_V = 1 v+ enabled. N_V is axis mask v-. N_V = 0 v- disabled. N_V = 1 v- enabled. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 38 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 /MA1 The register that controls the default settings of axis and sign masks. -/W P_X Bit7 -/W N_X Bit6 -/W P_Y Bit5 -/W N_Y Bit4 -/W P_Z Bit3 -/W N_Z Bit2 -/W -/W P_V N_V Bit1 Bit0 2 I C Address: 0x5Ah P_X is axis mask x+. P_X = 0 x+ disabled. P_X = 1 x+ enabled. N_X is axis mask x-. N_X = 0 x- disabled. N_X = 1 x- enabled. P_Y is axis mask y+. P_Y = 0 y+ disabled. P_Y = 1 y+ enabled. N_Y is axis mask y-. N_Y = 0 y- disabled. N_Y = 1 y- enabled. P_Z is axis mask z+. P_Z = 0 z+ disabled. P_Z = 1 z+ enabled. N_Z is axis mask z-. N_Z = 0 z- disabled. N_Z = 1 z- enabled. P_V is axis mask v+. P_V = 0 v+ disabled. P_V = 1 v+ enabled. N_V is axis mask v-. N_V = 0 v- disabled. N_V = 1 v- enabled. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 39 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 /SETT1 The register that controls the State Program 1 flow. -/W P_DET Bit7 -/W THR3_SA Bit6 -/W ABS Bit5 -/W 0 Bit4 -/W 0 Bit3 -/W -/W -/W THR3_MA R_TAM SITR Bit2 Bit1 Bit0 2 I C Address: 0x5Bh P_DET is the peak detection control bit. P_DET = 0 peak detection disabled. P_DET = 1 peak detection enabled in State Program 1. THR3_SA controls the reset action when Threshold 3 is exceeded and mask is /SA1. THR3_SA = 0 no action. THR3_SA = 1 Exceeding Threshold 3 immediately triggers Reset action if mask is /SA1 (/MASA1 == 1). Every sample and every axis is tested to determine if it exceeds Threshold 3 regardless of the /TAMxA1 value. /THRS3 (register) limit is common for both State Programs. ABS is the peak absolute threshold enable/disable control. ABS = 0 unsigned thresholds. Thresholds are symmetric across the zero line. ABS = 1 signed thresholds in State Program 1. Thresholds are sign dependent. THR3_MA controls the reset action when Threshold 3 is exceeded and mask is /MA1. THR3_MA = 0 no action. THR3_MA = 1 Exceeding Threshold 3 immediately triggers Reset action if mask is /SA1 (/MASA1 == 0). Every sample and every axis is tested to determine if it exceeds Threshold 3 regardless of the /TAMxA1 value. /THRS3 (register) limit is common for both State Programs. R_TAM is the temporary axis mask and peak state flag release. R_TAM = 0 no changes for /TAMxA1. R_TAM = 1 /TAMxA1 released to default after every valid NEXT condition. SITR is the temporary axis mask and peak state flag release. SITR = 0 no actions. SITR = 1 STOP and CONT commands proceeds also output as OUTC command. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 40 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 /PR1 The register contains the program pointer (PP1) address and the reset point (RP1) address. The internal addresses for program flow management are reported in an unsigned 4b+4b value. /PR1_PP1 is the LSB part of byte (/PP1) and /PR1_RP1 is the MSB part of byte (/RP1) R RP1_3 Bit7 R RP1_2 Bit6 R RP1_1 Bit5 R RP1_0 Bit4 R PP1_3 Bit3 R PP1_2 Bit2 R R PP1_1 PP1_0 Bit1 Bit0 2 I C Address: 0x5Ch Reset Value 00000000 /TC1_L Current timer counter value (unsigned) least significant byte R TC1_7 Bit7 R TC1_6 Bit6 R TC1_5 Bit5 R TC1_4 Bit4 R TC1_3 Bit3 R TC1_2 Bit2 R R TC1_1 TC1_0 Bit1 Bit0 2 I C Address: 0x5Dh Reset Value 00000000 /TC1_H Current timer counter value (unsigned) most significant byte R TC1_15 Bit7 R TC1_14 Bit6 R TC1_13 Bit5 R TC1_12 Bit4 R TC1_11 Bit3 R TC1_10 Bit2 R R TC1_9 TC1_8 Bit1 Bit0 2 I C Address: 0x5Eh Reset Value 00000000 /OUTS1 The output register containing the main set flags. Reading this register affects the interrupt release function. This register is set to default after the host reads this register. R P_X Bit7 R N_X Bit6 R P_Y Bit5 R N_Y Bit4 R P_Z Bit3 R N_Z Bit2 R R P_V N_V Bit1 Bit0 2 I C Address: 0x5Fh Reset Value 00000000 P_X is axis mask x+. P_X = 0 x+ no show. P_X = 1 x+ show. N_X is axis mask x-. N_X = 0 x- no show. N_X = 1 x- show. P_Y is axis mask y+. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 41 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 P_Y = 0 y+ no show. P_Y = 1 y+ show. N_Y is axis mask y-. N_Y = 0 y- no show. N_Y = 1 y- show. P_Z is axis mask z+. P_Z = 0 z+ no show. P_Z = 1 z+ show. N_Z is axis mask z-. N_Z = 0 z- no show. N_Z = 1 z- show. P_V is axis mask v+. P_V = 0 v+ no show. P_V = 1 v+ show. N_V is axis mask v-. N_V = 0 v- no show. N_V = 1 v- show. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 42 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 State Program 2 The following 32 registers pertain to State Program 2. They contain the program code, timers, thresholds, masks, settings, and outputs. Register Name I2C Address Read/Write Name Description /ST1_2 0x60 -/W Step 1 code /ST2_2 0x61 -/W Step 2 code /ST3_2 0x62 -/W Step 3 code /ST4_2 0x63 -/W Step 4 code /ST5_2 0x64 -/W Step 5 code /ST6_2 0x65 -/W Step 6 code /ST7_2 0x66 -/W Step 7 code /ST8_2 0x67 -/W Step 8 code /ST9_2 0x68 -/W Step 9 code /ST10_2 0x69 -/W Step 10 code /ST11_2 0x6A -/W Step 11 code /ST12_2 0x6B -/W Step 12 code /ST13_2 0x6C -/W Step 13 code /ST14_2 0x6D -/W Step 14 code /ST15_2 0x6E -/W Step 15 code /ST16_2 0x6F -/W Step 16 code /TIM4_2 0x70 -/W Timer 4 General timer parameter, unsigned value /TIM3_2 0x71 -/W Timer 3 General timer parameter, unsigned value 0x72 -/W Timer 2 LSB 0x73 -/W Timer 2 MSB 0x74 -/W Timer 1 LSB 0x75 -/W Timer 1 MSB /THRS2_2 0x76 -/W Threshold 2 Signed value /THRS1_2 0x77 -/W Threshold 1 Signed value /TIM2_2 General timer parameter, unsigned value /TIM1_2 General timer parameter, unsigned value 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 43 of 51 PART NUMBER: 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications /DES2 0x78 -/W Decimation KXCNL-1010 Rev 3.0 Initial decimation counter value /SA2 The register that controls the settings of swap axis and sign masks. -/W P_X Bit7 -/W N_X Bit6 -/W P_Y Bit5 -/W N_Y Bit4 -/W P_Z Bit3 -/W N_Z Bit2 -/W -/W P_V N_V Bit1 Bit0 2 I C Address: 0x79h P_X is axis mask x+. P_X = 0 x+ disabled. P_X = 1 x+ enabled. N_X is axis mask x-. N_X = 0 x- disabled. N_X = 1 x- enabled. P_Y is axis mask y+. P_Y = 0 y+ disabled. P_Y = 1 y+ enabled. N_Y is axis mask y-. N_Y = 0 y- disabled. N_Y = 1 y- enabled. P_Z is axis mask z+. P_Z = 0 z+ disabled. P_Z = 1 z+ enabled. N_Z is axis mask z-. N_Z = 0 z- disabled. N_Z = 1 z- enabled. P_V is axis mask v+. P_V = 0 v+ disabled. P_V = 1 v+ enabled. N_V is axis mask v-. N_V = 0 v- disabled. N_V = 1 v- enabled. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 44 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 /MA2 The register that controls the default settings of axis and sign masks. -/W P_X Bit7 -/W N_X Bit6 -/W P_Y Bit5 -/W N_Y Bit4 -/W P_Z Bit3 -/W N_Z Bit2 -/W -/W P_V N_V Bit1 Bit0 2 I C Address: 0x7Ah P_X is axis mask x+. P_X = 0 x+ disabled. P_X = 1 x+ enabled. N_X is axis mask x-. N_X = 0 x- disabled. N_X = 1 x- enabled. P_Y is axis mask y+. P_Y = 0 y+ disabled. P_Y = 1 y+ enabled. N_Y is axis mask y-. N_Y = 0 y- disabled. N_Y = 1 y- enabled. P_Z is axis mask z+. P_Z = 0 z+ disabled. P_Z = 1 z+ enabled. N_Z is axis mask z-. N_Z = 0 z- disabled. N_Z = 1 z- enabled. P_V is axis mask v+. P_V = 0 v+ disabled. P_V = 1 v+ enabled. N_V is axis mask v-. N_V = 0 v- disabled. N_V = 1 v- enabled. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 45 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 /SETT2 The register that controls the State Program 2 flow. -/W P_DET Bit7 -/W THR3_SA Bit6 -/W ABS Bit5 -/W RADI Bit4 -/W D_CS Bit3 -/W -/W -/W THR3_MA R_TAM SITR Bit2 Bit1 Bit0 2 I C Address: 0x7Bh P_DET is the peak detection control bit. P_DET = 0 peak detection disabled. P_DET = 1 peak detection enabled in State Program 2. THR3_SA controls the reset action when Threshold 3 is exceeded and mask is /SA2. THR3_SA = 0 no action. THR3_SA = 1 Exceeding Threshold 3 immediately triggers Reset action if mask is /SA2 (/MASA2 == 1). Every sample and every axis is tested to determine if it exceeds Threshold 3 regardless of the /TAMxA2 value. /THRS3 (register) limit is common for both State Programs. ABS is the peak absolute threshold enable/disable control. ABS = 0 unsigned thresholds. Thresholds are symmetric across the zero line. ABS = 1 signed thresholds in State Program 2. Thresholds are sign dependent. RADI controls difference data mode. Only for State Program 2. RADI = 0 use raw data RADI = 1 use difference data in State Program 2. D_CS DIFF2 or constant shift mode. Only for State Program 2. D_CS = 0 DIFF2 D_CS = 1 constant shift for DIFF definition THR3_MA controls the reset action when Threshold 3 is exceeded and mask is /MA2. THR3_MA = 0 no action. THR3_MA = 1 Exceeding Threshold 3 immediately triggers Reset action if mask is /SA2 (/MASA2 == 0). Every sample and every axis is tested to determine if it exceeds Threshold 3 regardless of the /TAMxA2 value. /THRS3 (register) limit is common for both State Programs. R_TAM is the temporary axis mask and peak state flag release. R_TAM = 0 no changes for /TAMxA2. R_TAM = 1 /TAMxA2 released to default after every valid NEXT condition. SITR is the temporary axis mask and peak state flag release. SITR = 0 no actions. SITR = 1 STOP and CONT commands proceeds also output as OUTC command. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 46 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 /PR2 The register contains the program pointer (PP2) address and the reset point (RP2) address. The internal addresses for program flow management are reported in an unsigned 4b+4b value. /PR2_PP2 is the LSB part of byte (/PP2) and /PR2_RP2 is the MSB part of byte (/RP2) R RP2_3 Bit7 R RP2_2 Bit6 R RP2_1 Bit5 R RP2_0 Bit4 R PP2_3 Bit3 R PP2_2 Bit2 R R PP2_1 PP2_0 Bit1 Bit0 2 I C Address: 0x7Ch Reset Value 00000000 /TC2_L Current timer counter value (unsigned) least significant byte R TC2_7 Bit7 R TC2_6 Bit6 R TC2_5 Bit5 R TC2_4 Bit4 R TC2_3 Bit3 R TC2_2 Bit2 R R TC2_1 TC2_0 Bit1 Bit0 2 I C Address: 0x7Dh Reset Value 00000000 /TC2_H Current timer counter value (unsigned) most significant byte R TC2_15 Bit7 R TC2_14 Bit6 R TC2_13 Bit5 R TC2_12 Bit4 R TC2_11 Bit3 R TC2_10 Bit2 R R TC2_9 TC2_8 Bit1 Bit0 2 I C Address: 0x7Eh Reset Value 00000000 /OUTS2 The output register containing the main set flags. Reading this register affects the interrupt release function. This register is set to default after the host reads this register. R P_X Bit7 R N_X Bit6 R P_Y Bit5 R N_Y Bit4 R P_Z Bit3 R N_Z Bit2 R R P_V N_V Bit1 Bit0 2 I C Address: 0x7Fh Reset Value 00000000 P_X is axis mask x+. P_X = 0 x+ no show. P_X = 1 x+ show. N_X is axis mask x-. N_X = 0 x- no show. N_X = 1 x- show. P_Y is axis mask y+. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 47 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 P_Y = 0 y+ no show. P_Y = 1 y+ show. N_Y is axis mask y-. N_Y = 0 y- no show. N_Y = 1 y- show. P_Z is axis mask z+. P_Z = 0 z+ no show. P_Z = 1 z+ show. N_Z is axis mask z-. N_Z = 0 z- no show. N_Z = 1 z- show. P_V is axis mask v+. P_V = 0 v+ no show. P_V = 1 v+ show. N_V is axis mask v-. N_V = 0 v- no show. N_V = 1 v- show. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 48 of 51 PART NUMBER: 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications KXCNL-1010 Rev 3.0 State Program OP Codes # Mnemonic Explanation Notes 0h NOP No operation 1h TI1 Timer 1 valid Execution moved to next or resetconditions in state Data samples are not evaluated 2h TI2 Timer 2 valid Data samples are not evaluated 3h TI3 Timer 3 valid Data samples are not evaluated 4h TI4 Timer 4 valid Data samples are not evaluated 5h GNTH1 Any/triggered axis greater than threshold 1 First axis triggers 6h GNTH2 Any/triggered axis greater than threshold 2 First axis triggers 7h LNTH1 Any/triggered axis less than or equal to threshold 1 First axis triggers 8h LNTH2 Any/triggered axis less than or equal to threshold 2 First axis triggers 9h GTTH1 Any/triggered axis greater than threshold 1 First axis triggers Ah LLTH2 All axis less than or equal to threshold 2 First masked axis triggers Bh GRTH1 First axis triggers Ch LRTH1 Dh GRTH2 Eh LRTH2 Any/triggered axis greater than to reversed threshold 1 Any/triggered axis less than or equal to reversed threshold 1 Any/triggered axis greater than to reversed threshold 2 Any/triggered axis less than or equal to reversed threshold 2 Fh NZERO First axis triggers First axis triggers First axis triggers Uses previous data samples sign First axis triggers Any axis zero crossed Table 1. Conditions # Mnemonic Explanation Run Scope Notes 00h STOP Stop execution, and resets reset-point to start Immediately Output also if enabled 11h CONT Continues execution from reset-point Immediately Output also if enabled Immediately for command & Sample for conditions Special (command and conditions) Immediately 22h JMP Jump address for two Next conditions st - 1 parameter is conditions nd - 2 parameter are addresses for valid conditions 33h SRP Set reset-point to next address / state st 44h CRP 55h SETP 66h SETS1 77h STHR1 88h OUTC Clear reset-point to start position (to 1 address) Set parameter in register memory st -1 is address of parameter nd - 2 parameter is new parameter set to address Set new setting to Settings 1 register st - 1 is new settings byte Set new value to /THRS1_y register st - 1 is new settings byte Set outputs to output registers 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com Immediately Immediately Address parameter is direct absolute pointer to register memory Immediately Immediately Immediately output (c) 2013 Kionix - All Rights Reserved 1.0 Page 49 of 51 PART NUMBER: 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications # Mnemonic 99h OUTW Aah STHR2 BBh DEC CCh SISW DDh REL Eeh STHR3 FFh SSYNC KXCNL-1010 Rev 3.0 Explanation Run Scope Notes Set outputs to output registers and wait for latch reset from host Set new value to /THRS2_y register st - 1 is new settings byte Decrease long counter -1 and validate counter Swaps sign information to opposite in mask and trigger Immediately output and Wait (host) Host driven event Releases temporary output information Immediately Set new value to /THRS3 register st - 1 is new settings byte Set synchronization point to other State program Immediately Immediately Immediately Immediately Immediately and Wait (sync) Affects both State Programs Run Scope Notes Table 2. Commands # Mnemonic 12h SABS0 13h SABS1 14h SELMA 21h SRADI0 23h SRADI1 24h SELSA 31h SCS0 32h SCS1 34h STRAM0 41h STIM3 42h STIM4 43h SRTAM1 Explanation Set /SETTy, bit ABS = 0. Select unsigned filter Set /SETTy, bit ABS = 1. Select signed filter ON Set /MASAy pointer to May (set MASAy = 0) Set /SETT2, bit RADI = 0. Select raw data mode Set /SETT2, bit RADI = 1. Select difference data mode Set /MASAy pointer to Say (set MASAy = 1) Set /SETT2, bit D_CS = 0. Select DIFF data mode Set /SETT2, bit D_CS = 1. Select Constant Shift data mode Set /SETTy, bit R_TAM = 0. Temporary Axis Mask /TAMxAy is kept intact Set new value to /TIM3_y register st - 1 is new settings byte Set new value to /TIM4_y register st - 1 is new settings byte Set /SETTy, bit R_TAM = 1. Temporary Axis Mask /TAMxAy is released to default after every valid condition Immediately Immediately Immediately Immediately Only for State Program 2* Immediately Only for State Program 2* Immediately Immediately Only for State Program 2* Immediately Only for State Program 2* Immediately Immediately Immediately Immediately Table 3. Commands (extended set) *Note: 21h, 23h, 31h, and 32h are forbidden with State Program 1. When a forbidden OP code exists in State Program y, it will immediately stop/halt (F_Smy_EM = 0). 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 50 of 51 2g / 4g / 6g / 8g Tri-axis Digital Accelerometer Specifications PART NUMBER: KXCNL-1010 Rev 3.0 Revision History REVISION 1.0 2.0 3.0 DESCRIPTION Initial Release Updated /SETT2 register to include RADI and D_CS bits Added Floor Life Specification DATE 21-Aug-2012 8-Oct-2012 19-Nov-2013 "Kionix" is a registered trademark of Kionix, Inc. Products described herein are protected by patents issued or pending. No license is granted by implication or otherwise under any patent or other rights of Kionix. The information contained herein is believed to be accurate and reliable but is not guaranteed. Kionix does not assume responsibility for its use or distribution. Kionix also reserves the right to change product specifications or discontinue this product at any time without prior notice. This publication supersedes and replaces all information previously supplied. 36 Thornwood Dr. - Ithaca, NY 14850 tel: 607-257-1080 - fax:607-257-1146 www.kionix.com - info@kionix.com (c) 2013 Kionix - All Rights Reserved 1.0 Page 51 of 51 Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Kionix: KXCNL-1010