LTC3810
1
3810fc
100V Current Mode
Synchronous Switching
Regulator Controller
The LTC3810 is a synchronous step-down switching
regulator controller that can directly step-down voltages
from up to 100V, making it ideal for telecom and automo-
tive applications. The LTC3810 uses a constant on-time
valley current control architecture to deliver very low duty
cycles with accurate cycle-by-cycle current limit, without
requiring a sense resistor.
A precise internal reference provides 0.5% DC accuracy. A
high bandwidth (25MHz) error amplifi er provides very fast
line and load transient response. Large 1Ω gate drivers
allow the LTC3810 to drive multiple MOSFETs for higher
current applications. The operating frequency is selected
by an external resistor and is compensated for variations
in VIN and can also be synchronized to an external clock
for switching-noise sensitive applications. A shutdown pin
allows the LTC3810 to be turned off, reducing the supply
current to 240μA.
Integrated bias control generates gate drive power from the
input supply during start-up and when an output short-
circuit occurs, with the addition of a small external SOT23
MOSFET. When in regulation, power is derived from the
output for higher effi ciency.
n 48V Telecom and Base Station Power Supplies
n Networking Equipment, Servers
n Automotive and Industrial Control Systems
n High Voltage Operation: Up to 100V
n Large 1Ω Gate Drivers
n No Current Sense Resistor Required
n Dual N-Channel MOSFET Synchronous Drive
n Extremely Fast Transient Response
n ±0.5% 0.8V Voltage Reference
n Programmable Output Voltage Tracking/Soft-Start
n Generates 10V Driver Supply from Input Supply
n Synchronizable to External Clock
n Selectable Pulse Skip Mode Operation
n Power Good Output Voltage Monitor
n Adjustable On-Time/Frequency: tON(MIN) < 100ns
n Adjustable Cycle-by-Cycle Current Limit
n Programmable Undervoltage Lockout
n Output Overvoltage Protection
n 28-Pin SSOP Package
High Effi ciency High Voltage Step-Down Converter Effi ciency vs Load Current
TYPICAL APPLICATION
FEATURES
APPLICATIONS
DESCRIPTION
PGOOD
MODE/SYNC
VRNG
ITH
VFB
SGND
SS/TRACK
ION
CSS
1000pF
47pF
5pF
VIN
15V TO 100V
CIN
22μF
VOUT
12V/6A
M3
ZXMN10A07F
200k
LTC3810
EXTVCC
TG
SW
SENSE
BG
BGRTN
SENSE+
DRVCC
INTVCC
NDRV
BOOST
3810 TA01
0.1μF
RON
261k 100k
M1
Si7456DP
M2
Si7456DP
1μF
D1
MBR1100
RFB1
14k
RFB2
1k
COUT
270μF
L1
10μH
SHDN
+
+
LOAD (A)
0
80
EFFICIENCY (%)
85
90
95
100
1234
3810 TA01b
56
VIN = 25V
VIN = 75V
VIN = 50V
L, LT, LTC, LTM, Linear Technology, Burst Mode and the Linear logo are registered trademarks
and No RSENSE is a trademark of Linear Technology Corporation. All other trademarks are the
property of their respective owners. Protected by U.S. Patents including 5481178, 5847554,
6304066, 6476589, 6580258, 6677210, 6774611.
LTC3810
2
3810fc
Supply Voltages
INTVCC, DRVCC ...................................... –0.3V to 14V
(DRVCC - BGRTN), (BOOST - SW) ......... –0.3V to 14V
BOOST ................................................ –0.3V to 114V
BGRTN ....................................................... –5V to 0V
EXTVCC .................................................. –0.3V to 15V
(NDRV - INTVCC) Voltage ........................... –0.3V to 10V
SW, SENSE+ Voltage ................................... –1V to 100V
ION Voltage ............................................... –0.3V to 100V
SS/TRACK Voltage ....................................... –0.3V to 5V
PGOOD Voltage ............................................ –0.3V to 7V
VRNG, VON, MODE/SYNC, SHDN,
UVIN Voltages ........................................ –0.3V to 14V
PLL/LPF, FB Voltages ................................. –0.3V to 2.7V
TG, BG, INTVCC, EXTVCC RMS Currents .................50mA
Operating Junction Temperature Range
(Notes 2, 3, 7) ........................................ –40°C to 125°C
Storage Temperature Range ................... –65°C to 150°C
Lead Temperature (Soldering, 10 sec) .................. 300°C
(Note 1)
The
l denotes specifi cations which apply over the full operating
temperature range, otherwise specifi cations are at TA = 25°C (Note 2), INTVCC = DRVCC = VBOOST = VON = VRNG = SHDN = UVIN =
VEXTVCC = VNDRV = 10V, VMODE/SYNC = VSENSE+ = VSENSE = VBGRTN = VSW =0V, unless otherwise specifi ed.
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
Main Control Loop
INTVCC INTVCC Supply Voltage l6.35 14 V
IQINTVCC Supply Current
INTVCC Shutdown Current
SHDN > 1.5V, INTVCC = 9.5V (Notes 4, 5)
SHDN = 0V
3
240
6
600
mA
μA
IBOOST BOOST Supply Current SHDN > 1.5V (Note 5)
SHDN = 0V
270
0
400
5
μA
μA
VFB Feedback Voltage (Note 4)
0°C to 85°C
–40°C to 85°C
–40°C to 125°C
l
l
l
0.796
0.794
0.792
0.792
0.800
0.800
0.800
0.800
0.804
0.806
0.806
0.808
V
V
V
V
PIN CONFIGURATION ABSOLUTE MAXIMUM RATINGS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
TOP VIEW
G PACKAGE
28-LEAD PLASTIC SSOP
28
27
26
25
24
23
22
21
20
19
18
17
16
15
ION
NC
NC
VON
VRNG
PGOOD
MODE/SYNC
ITH
VFB
PLL/LPF
SS/TRACK
SGND
SHDN
UVIN
BOOST
TG
SW
SENSE+
NC
NC
NC
SENSE
BGRTN
BG
DRVCC
INTVCC
EXTVCC
NDRV
TJMAX = 125°C, θJA = 80°C/W
ORDER INFORMATION
LEAD FREE FINISH TAPE AND REEL PART MARKING PACKAGE DESCRIPTION TEMPERATURE RANGE
LTC3810EG#PBF LTC3810EG#TRPBF LTC3810EG 28-Lead Plastic SSOP –40°C to 125°C
LTC3810IG#PBF LTC3810IG#TRPBF LTC3810IG 28-Lead Plastic SSOP –40°C to 125°C
Consult LTC Marketing for parts specifi ed with wider operating temperature ranges.
Consult LTC Marketing for information on non-standard lead based fi nish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifi
cations, go to: http://www.linear.com/tapeandreel/
ELECTRICAL CHARACTERISTICS
LTC3810
3
3810fc
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
VFB,LINE Feedback Voltage Line Regulation 7V < INTVCC < 14V (Note 4) l0.002 0.02 %/V
VSENSE(MAX) Maximum Current Sense Threshold VRNG = 2V, VFB = 0.76V
VRNG = 0V, VFB = 0.76V
VRNG = INTVCC, VFB = 0.76V
256
70
170
320
95
215
384
120
260
mV
mV
mV
VSENSE(MIN) Minimum Current Sense Threshold VRNG = 2V, VFB = 0.84V
VRNG = 0V, VFB = 0.84V
VRNG = INTVCC, VFB = 0.84V
–300
–85
–200
mV
mV
mV
IVFB Feedback Current VFB = 0.8V 20 150 nA
AVOL(EA) Error Amplifi er DC Open Loop Gain 65 100 dB
fUError Amp Unity-Gain Crossover
Frequency
(Note 6) 25 MHz
VMODE/SYNC MODE/SYNC Threshold VMODE/SYNC Rising 0.75 0.8 0.85 V
IMODE/SYNC MODE/SYNC Current MODE/SYNC = 10V 0 1 μA
VSHDN Shutdown Threshold 1.2 1.5 2 V
ISHDN SHDN Pin Input Current 01 μA
VVINUV VIN Undervoltage Lockout VIN Rising
VIN Falling
Hysteresis
l
l
0.86
0.78
0.07
0.88
0.80
0.10
0.92
0.82
0.12
V
V
V
VVCCUV INTVCC Undervoltage Lockout
Linear Regulator Mode
External Supply Mode
Trickle-Charge Mode
INTVCC Rising, INDRV = 100μA
INTVCC Rising, NDRV = INTVCC = EXTVCC
INTVCC Rising, NDRV = INTVCC, EXTVCC = 0
INTVCC Falling
l
l
l
6.05
6.05
11.7
6.2
6.2
12
5.7
6.35
6.35
12.3
V
V
V
V
Oscillator and Phase-Locked Loop
tON On-Time ION = 100μA
ION = 300μA
1.55
515
1.85
605
2.15
695
μs
ns
tON(MIN) Minimum On-Time ION = 2000μA 100 ns
tOFF(MIN) Minimum Off-Time 250 350 ns
tON(PLL) tON Modulation Range by PLL
Down Modulation
Up Modulation
ION = 100μA, VPLL/LPF = 0.6V
ION = 100μA, VPLL/LPF = 1.8V
2.2
0.6
3.6
1.2
5
1.8
μs
μs
IPLL/LPF Phase Detector Output Current
Sinking Capability
Sourcing Capability
fPLLIN < fSW
fPLLIN > fSW
15
–25
μA
μA
Driver
IBG,PEAK BG Driver Peak Source Current VBG = 0V 1.5 2 A
RBG,SINK BG Driver Pull-Down RDS(ON) 11.5 Ω
ITG,PEAK TG Driver Peak Source Current VTG – VSW = 0V 1.5 2 A
RTG,SINK TG Driver Pull-Down RDS(ON) 11.5 Ω
PGOOD Output
VFBOV PGOOD Upper Threshold
PGOOD Lower Threshold
VFB Rising
VFB Falling
7.5
–7.5
10
–10
12.5
–12.5
%
%
VFB,HYST PGOOD Hysteresis VFB Returning 1.5 3 %
VPGOOD PGOOD Low Voltage IPGOOD = 5mA 0.3 0.6 V
IPGOOD PGOOD Leakage Current VPGOOD = 5V 0 2 μA
PG Delay PGOOD Delay VFB Falling 120 μs
The l denotes specifi cations which apply over the full operating
temperature range, otherwise specifi cations are at TA = 25°C (Note 2), INTVCC = DRVCC = VBOOST = VON = VRNG = SHDN = UVIN =
VEXTVCC = VNDRV = 10V, VMODE/SYNC = VSENSE+ = VSENSE = VBGRTN = VSW = 0V, unless otherwise specifi ed.
ELECTRICAL CHARACTERISTICS
LTC3810
4
3810fc
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: The LTC3810 is tested under pulsed load conditions such that
TJ TA. The LTC3810E is guaranteed to meet performance specifi cations
from 0°C to 85°C. Specifi cations over the –40°C to 125°C operating
junction temperature range are assured by design, characterization and
correlation with statistical process controls. The LTC3810I is guaranteed
to meet perfomance specifi cations over the full –40°C to 125°C operating
junction temperature range.
Note 3: TJ is calculated from the ambient temperature TA and power
dissipation PD according to the following formula:
LTC3810: TJ = TA + (PD • 100°C/W)
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
Tracking
ISS/TRACK SS/TRACK Source Current VSS/TRACK > 0.5V 0.7 1.4 2.5 μA
VFB,TRACK Feedback Voltage at Tracking VTRACK = 0V, ITH = 1.2V (Note 4)
VTRACK = 0.5V, ITH = 1.2V (Note 4) 0.48
–0.018
0.5 0.52
V
V
VCC Regulators
VEXTVCC EXTVCC Switchover Voltage
EXTVCC Rising
EXTVCC Hysteresis
l6.4
0.1
6.7
0.3 0.5
V
V
VINTVCC,1 INTVCC Voltage from EXTVCC 10.5V < VEXTVCC < 15V 9.4 10 10.6 V
VEXTVCC,1 VEXTVCC – VINTVCC at Dropout ICC = 20mA, VEXTVCC = 9.1V 170 250 mV
VLOADREG,1 INTVCC Load Regulation from EXTVCC ICC = 0mA to 20mA, VEXTVCC = 12V 0.01 %
VINTVCC,2 INTVCC Voltage from NDRV Regulator Linear Regulator in Operation 9.4 10 10.6 V
VLOADREG,2 INTVCC Load Regulation from NDRV ICC = 0mA to 20mA, VEXTVCC = 0 0.01 %
INDRV Current into NDRV Pin VNDRV – VINTVCC = 3V 20 40 60 μA
INDRVTO Linear Regulator Timeout Enable
Threshold
210 270 350 μA
VCCSR Maximum Supply Voltage Trickle Charger Shunt Regulator 15 V
ICCSR Maximum Current into NDRV/INTVCC Trickle Charger Shunt Regulator,
INTVCC ≤ 16.7V (Note 8)
10 mA
The l denotes specifi cations which apply over the full operating
temperature range, otherwise specifi cations are at TA = 25°C (Note 2), INTVCC = DRVCC = VBOOST = VON = VRNG = SHDN = UVIN =
VEXTVCC = VNDRV = 10V, VMODE/SYNC = VSENSE+ = VSENSE = VBGRTN = VSW = 0V, unless otherwise specifi ed.
Note 4: The LTC3810 is tested in a feedback loop that servos VFB to the
reference voltage with the ITH pin forced to a voltage between 1V and 2V.
Note 5: The dynamic input supply current is higher due to the power
MOSFET gate charging being delivered at the switching frequency
(QG • fOSC).
Note 6: Guaranteed by design. Not subject to test.
Note 7: This IC includes overtemperature protection that is intended
to protect the device during momentary overload conditions. Junction
temperature will exceed 125°C when overtemperature protection is active.
Continuous operation above the specifi ed maximum operating junction
temperature may impair device reliability.
Note 8: ICC is the sum of current into NDRV and INTVCC.
ELECTRICAL CHARACTERISTICS
PARAMETER LTC3810 LTC3810-5 LTC3812-5
Maximum VIN 100V 60V 60V
MOSFET Gate Drive 6.35V to 14V 4.5V to 14V 4.5V to 14V
INTVCC UV+6.2V 4.2V 4.2V
INTVCC UV6V 4V 4V
LTC3810
5
3810fc
Load Transient Response Start-Up
Short-Circuit/
Fault Timeout Operation
Short-Circuit/
Foldback Operation Tracking Pulse Skip Mode Operation
Effi ciency vs Input Voltage Effi ciency vs Load Current
Frequency vs Input Voltage
TYPICAL PERFORMANCE CHARACTERISTICS
3810 G01
50μs/DIV
VOUT
100mV/
DIV
IOUT
5A/DIV
VIN = 48V
0A TO 5A LOAD STEP
FRONT PAGE CIRCUIT
3810 G02
500μs/DIV
INTVCC
5V/DIV
VOUT
5V/DIV
VIN
50V/DIV
IL
5A/DIV
VIN = 48V
ILOAD = 1A
MODE/SYNC = 0V
FRONT PAGE CIRCUIT
INTVCC
3810 G03
10ms/DIV
VOUT
10V/DIV
SS/TRACK
4V/DIV
IL
5A/DIV
VIN = 48V
RSHORT = 0.1Ω
FRONT PAGE CIRCUIT
3810 G04
200μs/DIV
VOUT
5V/DIV
VFB
0.5V/
DIV
IL
5A/DIV
VIN = 48V
FRONT PAGE CIRCUIT
3810 G05
500μs/DIV
VOUT
5V/DIV
SS/TRACK
0.5V/DIV
VFB
0.5V/DIV
IL
5A/DIV
VIN = 48V
ILOAD = 1A
MODE/SYNC = 0V
FRONT PAGE CIRCUIT
SS/TRACK
VFB
3810 G06
VOUT
100mV/
DIV
ITH
0.5V/DIV
20μs/DIV
IL
2A/DIV
VIN = 48V
IOUT = 100mA
MODE/SYNC = INTVCC
FRONT PAGE CIRCUIT
INPUT VOLTAGE (V)
10 20
70
EFFICIENCY (%)
90
100
30 50 60
3810 G07
80
40 70 80
IOUT = 5A
IOUT = 0.5A
f = 250kHz
FRONT PAGE CIRCUIT
LOAD CURRENT (A)
0
70
EFFICIENCY (%)
75
80
85
90
100
1234
3810 G08
576
95 VIN = 12V VIN = 36V
VIN = 60V
VOUT = 5V
Si7850 MOSFETs
MODE/SYNC = INTVCC
f = 250kHz
INPUT VOLTAGE (V)
10 20
230
FREQUENCY (kHz)
250
280
30 50 60
3810 G09
240
270
260
40 70 80
IOUT = 0A
IOUT = 5A
MODE/SYNC = 0V
FRONT PAGE CIRCUIT
LTC3810
6
3810fc
Frequency vs Load Current
Current Sense Threshold
vs ITH Voltage
On-Time vs ION Current
On-Time vs VON Voltage
On-Time vs Temperature
Current Limit Foldback
Maximum Current Sense
Threshold vs VRNG Voltage
Maximum Current Sense
Threshold vs Temperature
Feedback Reference Voltage
vs Temperature
TYPICAL PERFORMANCE CHARACTERISTICS
LOAD CURRENT (A)
0
250
300
350
4
3810 G10
200
150
123 5
100
50
0
FREQUENCY (kHz)
FORCED
CONTINUOUS
PULSE SKIP
FRONT PAGE CIRCUIT
ITH VOLTAGE (V)
0
–400
CURRENT SENSE THRESHOLD (mV)
–300
–200
–100
0
100
200
400
0.5 1 1.5 2
3810 G11
2.5 3
300
VRNG = 2V
1.4V
1V
0.7V
0.5V
ION CURRENT (μA)
10
10
ON-TIME (ns)
100
1000
10000
100 1000 10000
3810 G12
VON = INTVCC
VON VOLTAGE (V)
0
400
500
700
1.5 2.5
3810 G13
300
200
0.5 1 23
100
0
600
ON-TIME (ns)
ION = 300μA
TEMPERATURE (°C)
–50
ON-TIME (ns)
640
660
680
25 75
3810 G14
620
600
–25 0 50 100 125
580
560
ION = 300μA
VFB (V)
0
MAXIMUM CURRENT SENSE THRESHOLD (mV)
100
150
0.8
38125 G15
50
00.2 0.4 0.6
250
200
VRNG = INTVCC
VRNG VOLTAGE (V)
0.5
MAXIMUM CURRENT SENSE THRESHOLD (mV)
200
3810 G16
100
01 1.5
300
400
2
TEMPERATURE (°C)
–50 –25
180
MAXIMUM CURRENT SENSE THRESHOLD (mV)
200
230
050 75
3810 G17
190
220
210
25 100 125
VRNG = INTVCC
TEMPERATURE (°C)
–50 –25
0.797
REFERENCE VOLTAGE (V)
0.799
0.803
050 75
3810 G18
0.798
0.802
0.801
0.800
25 100 125
LTC3810
7
3810fc
Driver Peak Source Current
vs Temperature
Driver Pull-Down RDS(ON)
vs Temperature
Driver Peak Source Current
vs Supply Voltage
Driver Pull-Down RDS(ON)
vs Supply Voltage
EXTVCC LDO Resistance at
Dropout vs Temperature
INTVCC Current vs Temperature
INTVCC Shutdown Current
vs Temperature
INTVCC Current vs INTVCC Voltage
TYPICAL PERFORMANCE CHARACTERISTICS
TEMPERATURE (°C)
–50
1
PEAK SOURCE CURRENT (A)
1.5
2.0
2.5
–25 0 25 50
3810 G19
75 100 125
VBOOST = VINTVCC = 10V
TEMPERATURE (°C)
–50
RDS(ON) (Ω)
1.25
1.50
025 75
3810 G20
1.00
0.75
–25 0 50 100 125
0.50
0.25
VBOOST = VINTVCC = 10V
DRVCC/BOOST VOLTAGE (V)
56 8 10 12 14
PEAK SOURCE CURRENT (A)
3.0
2.5
2.0
1.5
1.0
0.5
07 9 11 13
3810 G21
15
DRVCC/BOOST VOLTAGE (V)
6
RDS(ON) (Ω)
0.6
0.8
0.9
1.0
1.1
810 11 15
3810 G22
0.7
79 12 13 14
TEMPERATURE (°C)
–50
RESISTANCE (Ω)
25
3810 G23
8
4
2
–25 0 50
0
14
12
10
6
75 100 125
TEMPERATURE (°C)
–50 –25
0
INTVCC CURRENT (mA)
2
4
050 75
3810 G24
1
3
25 100 125
TEMPERATURE (°C)
–50
INTVCC CURRENT (μA)
25
3810 G25
200
100
–25 0 50
0
400
300
75 100 125
INTVCC VOLTAGE (V)
0
2.0
2.5
4.0
3.5
610
3810 G26
1.5
1.0
24 81214
0.5
0
3.0
INTVCC CURRENT (mA)
LTC3810
8
3810fc
INTVCC Shutdown Current
vs INTVCC Voltage
SS/TRACK Pull-Up Current
vs Temperature
ITH Voltage
vs Load Current
Shutdown Threshold
vs Temperature
TYPICAL PERFORMANCE CHARACTERISTICS
INTVCC VOLTAGE (V)
0
200
250
300
610
3810 G27
150
100
24 81214
50
0
INTVCC CURRENT (μA)
TEMPERATURE (°C)
–50
SS/TRACK CURRENT (μA)
2
3
25 75
3810 G28
1
–25 0 50 100 125
0
LOAD CURRENT (A)
0
2.0
3.0
2.5
35
3810 G29
1.5
1.0
12 467
0.5
0
ITH VOLTAGE (V)
VRNG = 0V
FRONT PAGE CIRCUIT
TEMPERATURE (°C)
–50
SHUTDOWN THRESHOLD (V)
2.0
25
3810 G30
1.4
1.0
–25 0 50
0.8
0.6
2.2
1.8
1.6
1.2
75 100 125
LTC3810
9
3810fc
ION (Pin 1): On-Time Current Input. Tie a resistor from VIN
to this pin to set the one-shot timer current and thereby
set the switching frequency.
VON (Pin 4): On-Time Voltage Input. Voltage trip point for
the on-time comparator. Tying this pin to the output voltage
or an external resistive divider from the output makes the
on-time proportional to VOUT. The comparator defaults to
0.7V when the pin is grounded and defaults to 2.4V when
the pin is connected to INTVCC. Tie this pin to INTVCC in
high VOUT applications to use a lower RON value.
VRNG (Pin 5): Sense Voltage Limit Set. The voltage at this
pin sets the nominal sense voltage at maximum output
current and can be set from 0.5V to 2V by a resistive
divider from INTVCC. The nominal sense voltage defaults
to 95mV when this pin is tied to ground, and 215mV when
tied to INTVCC.
PGOOD (Pin 6): Power Good Output. Open-drain logic
output that is pulled to ground when the output voltage
is not between ±10% of the regulation point. The output
voltage must be out of regulation for at least 120μs before
the power good output is pulled to ground.
MODE/SYNC (Pin 7): Pulse Skip Mode Enable/Sync Pin.
This multifunction pin provides pulse skip mode enable/
disable control and an external clock input to the phase
detector. Pulling this pin below 0.8V or to an external
logic-level synchronization signal disables pulse skip mode
operation and forces continuous operation. Pulling this
pin above 0.8V enables pulse skip mode operation. For a
clock input, the phase-locked loop will force the rising top
gate signal to be synchronized with the rising edge of the
clock signal.This pin can also be connected to a feedback
resistor divider from a secondary winding on the inductor
to regulate a second output voltage.
ITH (Pin 8): Error Amplifi er Compensation Point and Cur-
rent Control Threshold. The current comparator threshold
increases with control voltage. The voltage ranges from
0V to 2.6V with 1.2V corresponding to zero sense voltage
(zero current).
VFB (Pin 9): Feedback Input. Connect VFB through a resistor
divider network to VOUT to set the output voltage.
PLL/LPF (Pin 10): The phase-locked loop’s lowpass fi lter
is tied to this pin. The voltage at this pin defaults to 1.2V
when the IC is not synchronized with an external clock at
the MODE/SYNC pin.
SS/TRACK (Pin 11): Soft-Start/Tracking Input. For soft-
start, a capacitor to ground at this pin sets the ramp rate of
the output voltage (approximately 0.6s/μF). For coincident
or ratiometric tracking, connect this pin to a resistive divider
between the voltage to be tracked and ground.
SGND (Pin 12): Signal Ground. All small-signal compo-
nents should connect to this ground and eventually connect
to PGND at one point.
SHDN (Pin 13): Shutdown Pin. Pulling this pin below 1.5V
will shut down the LTC3810, turn off both of the external
MOSFET switches and reduce the quiescent supply cur-
rent to 240μA.
UVIN (Pin 14): UVLO Input. This pin is input to the internal
UVLO and is compared to an internal 0.8V reference. An
external resistor divider is connected to this pin and the
input supply to program the undervoltage lockout voltage.
When UVIN is less than 0.8V, the LTC3810 is shut down.
NDRV (Pin 15): Drive Output for External Pass Device of
the Linear Regulator for INTVCC. Connect to the gate of
an external NMOS pass device and a pull-up resistor to
the input voltage VIN.
EXTVCC (Pin 16): External Driver Supply Voltage. When
this voltage exceeds 6.7V, an internal switch connects
this pin to INTVCC through an LDO and turns off the exter-
nal MOSFET connected to NDRV, so that controller and
gate drive are drawn from EXTVCC.
INTVCC (Pin 17): Main Supply Pin. All internal circuits
except the output drivers are powered from this pin.
INTVCC should be bypassed to ground (Pin 10) with at
least a 0.1μF capacitor in close proximity to the LTC3810.
DRVCC (Pin 18): Driver Supply Pin. DRVCC supplies power
to the BG output driver. This pin is normally connected to
INTVCC. DRVCC should be bypassed to BGRTN (Pin 20)
with a low ESR (X5R or better) 1μF capacitor in close
proximity to the LTC3810.
PIN FUNCTIONS
LTC3810
10
3810fc
BG (Pin 19): Bottom Gate Drive. The BG pin drives the
gate of the bottom N-channel synchronous switch MOSFET.
This pin swings from BGRTN to DRVCC.
BGRTN (Pin 20): Bottom Gate Return. This pin connects to
the source of the pull-down MOSFET in the BG driver and
is normally connected to ground. Connecting a negative
supply to this pin allows the synchronous MOSFET s gate
to be pulled below ground to help prevent false turn-on
during high dV/dt transitions on the SW node. See the
Applications Information section for more details.
SENSE+, SENSE (Pin 25, Pin 21): Current Sense Com-
parator Input. The (+) input to the current comparator is
normally connected to SW unless using a sense resistor.
The (–) input is used to accurately kelvin sense the bottom
side of the sense resistor or MOSFET.
SW (Pin 26): Switch Node Connection to Inductor and
Bootstrap Capacitor. Voltage swing at this pin is from a
Schottky diode (external) voltage drop below ground
to VIN.
TG (Pin 27): Top Gate Drive. The TG pin drives the gate of
the top N-channel synchronous switch MOSFET. The TG
driver draws power from the BOOST pin and returns to the
SW pin, providing true fl oating drive to the top MOSFET.
BOOST (Pin 28): Top Gate Driver Supply. The BOOST pin
supplies power to the fl oating TG driver. BOOST should
be bypassed to SW with a low ESR (X5R or better) 0.1μF
capacitor. An additional fast recovery Schottky diode from
DRVCC to the BOOST pin will create a complete fl oating
charge-pumped supply at BOOST.
PIN FUNCTIONS
LTC3810
11
3810fc
FUNCTIONAL DIAGRAM
+
+
1.4V
0.7V
FB
VRNG
5
+
+
+
+
VVON
IION
tON = (76pF)
R
SQ
20k
ICMP IREV
×
SHDN
SWITCH
LOGIC
BG
ON
FCNT
OV
1.5V
EA
0.8V
FAULT
13
3810 FD
SGND
12
RUN
SHDN
19
BGRTN
20
PGOOD
VFB
DRVCC
18
SENSE+
25
SW
26
TG
BOOST
CB
27
28
EXTVCC
16
INTVCC
NDRV
17
15
+
+
UV
0.72V
OV
0.88V
CVCC
VOUT
M2
M1
M3
L1
COUT
CIN
+
DB
6
+
+
VIN
VIN
SENSE
21
+
OVERTEMP
SENSE
FOLDBACK
0.8V
REF
5V
REG
INTVCC
ITH
7
10
ION
1
VIN
VIN
RUV1
RFB1
RFB2
RUV2
4
VON
PLL/LPF
MODE/SYNC
UVIN
RON
0.8V
+
F
TIMEOUT
LOGIC
INTVCC
MODE
LOGIC
NDRV
EXTVCC INTVCC
PLL-SYNC
+
VIN UV
14
+
INTVCC
UV
DRV OFF
100nA
1.4μA
270μA
+
+
OFF
ON
10V
6.7V
200μA
6.2V
12V
10V
SHDN
2.6V
4V
ITH
CC2
8
RC
CC1
SS/TRACK
11
9
LTC3810
12
3810fc
Main Control Loop
The LTC3810 is a current mode controller for DC/DC step-
down converters. In normal operation, the top MOSFET
is turned on for a fi xed interval determined by a one-shot
timer (OST). When the top MOSFET is turned off, the bot-
tom MOSFET is turned on until the current comparator
ICMP trips, restarting the one-shot timer and initiating the
next cycle. Inductor current is determined by sensing the
voltage between the SENSE and SENSE+ pins using a
sense resistor or the bottom MOSFET on-resistance. The
voltage on the ITH pin sets the comparator threshold cor-
responding to the inductor valley current. The fast 25MHz
error amplifi er EA adjusts this voltage by comparing the
feedback signal VFB to the internal 0.8V reference volt-
age. If the load current increases, it causes a drop in the
feedback voltage relative to the reference. The ITH voltage
then rises until the average inductor current again matches
the load current.
The operating frequency is determined implicitly by the top
MOSFET on-time and the duty cycle required to maintain
regulation. The one-shot timer generates an on time that is
proportional to the ideal duty cycle, thus holding frequency
approximately constant with changes in VIN. The nominal
frequency can be adjusted with an external resistor RON.
For applications with stringent constant frequency re-
quirements, the LTC3810 can be synchronized with an
external clock. By programming the nominal frequency
the same as the external clock frequency, the LTC3810
behaves as a constant frequency part against the load and
supply variations.
Pulling the SHDN pin low forces the controller into its
shutdown state, turning off both M1 and M2. Forcing a
voltage above 1.5V will turn on the device.
Pulse Skip Mode
The LTC3810 can operate in one of two modes selectable
with the MODE/SYNC pin—pulse skip mode or forced
continuous mode (see Figure 1). Pulse skip mode is se-
lected when increased effi ciency at light loads is desired
(see Figure 2). In this mode, the bottom MOSFET is turned
off when inductor current reverses to minimize effi ciency
loss due to reverse current fl ow and gate charge switching.
At low load currents, ITH will drop below the zero current
level (1.2V) shutting off both switches. Both switches will
remain off with the output capacitor supplying the load
current until the ITH voltage rises above the zero current
level to initiate another cycle. In this mode, frequency is
proportional to load current at light loads.
Pulse skip mode operation is disabled by comparator F
when the MODE/SYNC pin is brought below 0.8V, forcing
continuous synchronous operation. Forced continuous
mode is less effi cient due to resistive losses, but has the
advantage of better transient response at low currents,
approximately constant frequency operation, and the ability
to maintain regulation when sinking current.
Figure 1. Comparison of Inductor Current Waveforms
for Pulse Skip Mode and Forced Continuous Operation
Figure 2. Effi ciency in Pulse Skip Mode
and Forced Continuous Mode
OPERATION
DECREASING
LOAD CURRENT
3810 F01
PULSE SKIP MODE
0A
0A
0A
0A
0A
0A
FORCED CONTINUOUS
LOAD (A)
0.01
40
EFFICIENCY (%)
50
60
70
80
0.1 1 10
30
20
10
0
90
100
3810 F02
VIN = 25V
VIN = 25V
VIN = 75V
PULSE SKIP MODE
FORCED CONTINUOUS
VIN = 75V
LTC3810
13
3810fc
Fault Monitoring/Protection
Constant on-time current mode architecture provides ac-
curate cycle-by-cycle current limit protection—a feature
that is very important for protecting the high voltage power
supply from output short circuits. The cycle-by-cycle cur-
rent monitor guarantees that the inductor current will never
exceed the value programmed on the VRNG pin.
Foldback current limiting provides further protection if the
output is shorted to ground. As VFB drops, the buffered
current threshold voltage ITHB is pulled down and clamped
to 1V. This reduces the inductor valley current level to
one-sixth of its maximum value as VFB approaches 0V.
Foldback current limiting is disabled at start-up.
Overvoltage and undervoltage comparators OV and UV
pull the PGOOD output low if the output feedback voltage
exits a ±10% window around the regulation point after the
internal 120μs power bad mask timer expires. Furthermore,
in an overvoltage condition, M1 is turned off and M2 is
turned on immediately and held on until the overvoltage
condition clears.
The LTC3810 provides two undervoltage lockout com-
parators—one for the INTVCC/DRVCC supply and one for
the input supply VIN. The INTVCC UV threshold is 6.2V to
guarantee that the MOSFETs have suffi cient gate drive volt-
age before turning on. The VIN UV threshold (UVIN pin) is
0.8V with 10% hysteresis which allows programming the
VIN threshold with the appropriate resistor divider con-
nected to VIN. If either comparator inputs are under the
UV threshold, the LTC3810 is shut down and the drivers
are turned off.
Strong Gate Drivers
The LTC3810 contains very low impedance drivers capable
of supplying amps of current to slew large MOSFET gates
quickly. This minimizes transition losses and allows paral-
leling MOSFETs for higher current applications. A 100V
oating high side driver drives the top side MOSFET and
a low side driver drives the bottom side MOSFET (see
Figure 3). The bottom side driver is supplied directly
from the DRVCC pin. The top MOSFET drivers are biased
from fl oating bootstrap capacitor, CB, which normally is
recharged during each off cycle through an external diode
from DRVCC when the top MOSFET turns off. In pulse
skip mode operation, where it is possible that the bottom
MOSFET will be off for an extended period of time, an
internal timeout guarantees that the bottom MOSFET is
turned on at least once every 25μs for one on-time period
to refresh the bootstrap capacitor.
The bottom driver has an additional feature that helps
minimize the possibility of external MOSFET shoot-through.
When the top MOSFET turns on, the switch node dV/dt
pulls up the bottom MOSFETs internal gate through the
Miller capacitance, even when the bottom driver is holding
the gate terminal at ground. If the gate is pulled up high
enough, shoot-through between the top side and bottom
side MOSFETs can occur. To prevent this from occurring,
the bottom driver return is brought out as a separate pin
(BGRTN) so that a negative supply can be used to reduce
the effect of the Miller pull-up. For example, if a –2V sup-
ply is used on BGRTN, the switch node dV/dt could pull
the gate up 2V before the VGS of the bottom MOSFET has
more than 0V across it.
IC/Driver Supply Power
The LTC3810’s internal control circuitry and top and bottom
MOSFET drivers operate from a supply voltage (INTVCC,
DRVCC pins) in the range of 6.2V to 14V. The LTC3810
has two integrated linear regulator controllers to easily
generate this IC/driver supply from either the high voltage
input or from the output voltage. For best effi ciency the
supply is derived from the input voltage during start-up
and then derived from the lower voltage output as soon
as the output is higher than 6.7V. Alternatively, the supply
can be derived from the input continuously if the output
Figure 3. Floating TG Driver Supply and Negative BG Return
OPERATION
BOOST
TG
SW
BG
BGRTN
DRVCC
DRVCC
LTC3810
M1
M2
+
+
VIN
CIN
VOUT
COUT
DB
CB
L
3810 F03
0V TO –5V
LTC3810
14
3810fc
is < 6.7V or an external supply in the appropriate range
can be used. The LTC3810 will automatically detect which
mode is being used and operate properly.
The four possible operating modes for generating this
supply are summarized as follows (see Figure 4):
1. LTC3810 generates a 10V start-up supply from a small
external SOT23 N-channel MOSFET acting as linear
regulator with drain connected to VIN and gate controlled
by the LTC3810’s internal linear regulator controller
through the NDRV pin. As soon as the output voltage
reaches 6.7V, the 10V IC/driver supply is derived from
the output through an internal low dropout regulator to
optimize effi ciency. If the output is lost due to a short,
the LTC3810 goes through repeated low duty cycle
soft-start cycles (with the drivers shut off in between)
to attempt to bring up the output without burning up
the SOT23 MOSFET. This scheme eliminates the long
start-up times associated with a conventional trickle
charger by using an external MOSFET to quickly charge
the IC/driver supply capacitors (CINTVCC, CDRVCC).
2. S
imilar to (1) except that the external MOSFET is used
for continuous IC/driver power instead of just for
start-up. The MOSFET is sized for proper dissipation and
the driver shutdown/restart for VOUT
< 6.7V is disabled.
This scheme is less effi cient but may be necessary if
VOUT < 6.7V and a boost network is not desired.
3. Trickle charge mode provides an even simpler approach
by eliminating the external MOSFET. The IC/driver sup-
ply capacitors are charged through a single high valued
resistor connected to the input supply. When the INTVCC
voltage reaches the turn-on threshold of 12V (automati-
cally raised from 6.7V to provide extra headroom for
start-up), the drivers turn on and begin charging up the
output capacitor. When the output reaches 6.7V, IC/driver
power is derived from the output. In trickle-charge mode,
the supply capacitors must have suffi cient capacitance
such that they are not discharged below the 6V INTVCC
UV threshold before the output is high enough to take
over or else the power supply will not start.
4. Low voltage supply available. The simplest approach is if
a low voltage supply (between 6.2V and 14V) is available
and connected directly to the IC/driver supply pins.
Figure 4. Operating Modes for IC/Driver Supply
OPERATION
NDRV
EXTVCC
INTVCC
VOUT (>6.7V)
VIN
I < 270μA
VOUT
+
Mode 1: MOSFET for Start-Up Only Mode 2: MOSFET for Continuous Use
Mode 3: Trickle Charge Mode Mode 4: External Supply
10V
6.2V to
14V
3810 F04
NDRV
EXTVCC
INTVCC
NDRV
EXTVCC
INTVCC
NDRV
EXTVCC
INTVCC
VIN
I > 270μA
10V ++
+
VIN
10V +
LTC3810 LTC3810
LTC3810 LTC3810
LTC3810
15
3810fc
The basic LTC3810 application circuit is shown on the fi rst
page of this data sheet. External component selection is
primarily determined by the maximum input voltage and
load current and begins with the selection of the sense
resistance and power MOSFET switches. The LTC3810
uses either a sense resistor or the on-resistance of the
synchronous power MOSFET for determining the inductor
current. The desired amount of ripple current and operating
frequency largely determines the inductor value. Next, CIN
is selected for its ability to handle the large RMS current
into the converter and COUT is chosen with low enough
ESR to meet the output voltage ripple and transient
specifi cation. Finally, loop compensation components
are selected to meet the required transient/phase margin
specifi cations.
Maximum Sense Voltage and VRNG Pin
Inductor current is determined by measuring the volt-
age across a sense resistance that appears between the
SENSE and SENSE+ pins. The maximum sense voltage
is set by the voltage applied to the VRNG pin and is equal
to approximately:
V
SENSE(MAX) = 0.173VRNG – 0.026
The current mode control loop will not allow the inductor
current valleys to exceed VSENSE(MAX)/RSENSE. In prac-
tice, one should allow some margin for variations in the
LTC3810 and external component values and a good guide
for selecting the sense resistance is:
R
SENSE
=V
SENSE(MAX)
1.3 I
OUT(MAX)
An external resistive divider from INTVCC can be used
to set the voltage of the VRNG pin between 0.5V and 2V
resulting in nominal sense voltages of 60mV to 320mV.
Additionally, the VRNG pin can be tied to SGND or INTVCC
in which case the nominal sense voltage defaults to 95mV
or 215mV, respectively.
Connecting the SENSE+ and SENSE Pins
The LTC3810 can be used with or without a sense resis-
tor. When using a sense resistor, place it between the
source of the bottom MOSFET, M2, and PGND. Connect
the SENSE+ and SENSE pins to the top and bottom of
the sense resistor. Using a sense resistor provides a well
defi ned current limit, but adds cost and reduces effi ciency.
Alternatively, one can eliminate the sense resistor and use
the bottom MOSFET as the current sense element by simply
connecting the SENSE+ pin to the lower MOSFET drain
and SENSE pin to the MOSFET source. This improves
effi ciency, but one must carefully choose the MOSFET
on-resistance, as discussed below.
Power MOSFET Selection
The LTC3810 requires two external N-channel power
MOSFETs, one for the top (main) switch and one for the
bottom (synchronous) switch. Important parameters for
the power MOSFETs are the breakdown voltage BVDSS,
threshold voltage V(GS)TH, on-resistance RDS(ON), input
capacitance and maximum current IDS(MAX).
When the bottom MOSFET is used as the current sense
element, particular attention must be paid to its on-resis-
tance. MOSFET on-resistance is typically specifi ed with
a maximum value RDS(ON)(MAX) at 25°C. In this case,
additional margin is required to accommodate the rise in
MOSFET on-resistance with temperature:
RDS(ON)(MAX) =RSENSE
T
The ρT term is a normalization factor (unity at 25°C)
accounting for the signifi cant variation in on-resistance
with
temperature (see Figure 5) and typically varies
from 0.4%/
°
C to 1.0%/
°
C depending on the particular
MOSFET used.
Figure 5. RDS(ON) vs Temperature
APPLICATIONS INFORMATION
JUNCTION TEMPERATURE (°C)
–50
ρT NORMALIZED ON-RESISTANCE
1.0
1.5
150
3810 F05
0.5
0050 100
2.0
LTC3810
16
3810fc
The most important parameter in high voltage applications
is breakdown voltage BVDSS. Both the top and bottom
MOSFETs will see full input voltage plus any additional
ringing on the switch node across its drain-to-source dur-
ing its off-time and must be chosen with the appropriate
breakdown specifi cation. Since most MOSFETs in the 60V
to 100V range have higher thresholds (typically VGS(MIN)
≥ 6V), the LTC3810 is designed to be used with a 6.2V to
14V gate drive supply (DRVCC pin).
For maximum effi ciency, on-resistance RDS(ON) and input
capacitance should be minimized. Low RDS(ON) minimizes
conduction losses and low input capacitance minimizes
transition losses. MOSFET input capacitance is a combi-
nation of several components but can be taken from the
typical “gate charge” curve included on most data sheets
(Figure 6).
The curve is generated by forcing a constant input cur-
rent into the gate of a common source, current source
loaded stage and then plotting the gate voltage versus
time. The initial slope is the effect of the gate-to-source
and the gate-to-drain capacitance. The fl at portion of the
curve is the result of the Miller multiplication effect of the
drain-to-gate capacitance as the drain drops the voltage
across the current source load. The upper sloping line is
due to the drain-to-gate accumulation capacitance and
the gate-to-source capacitance. The Miller charge (the
increase in coulombs on the horizontal axis from a to b
while the curve is fl at) is specifi ed for a given VDS drain
voltage, but can be adjusted for different VDS voltages by
multiplying by the ratio of the application VDS to the curve
specifi ed VDS values. A way to estimate the CMILLER term
is to take the change in gate charge from points a and b
on a manufacturers data sheet and divide by the stated
VDS voltage specifi ed. CMILLER is the most important se-
lection criteria for determining the transition loss term in
the top MOSFET but is not directly specifi ed on MOSFET
data sheets. CRSS and COS are specifi ed sometimes but
defi nitions of these parameters are not included.
When the controller is operating in continuous mode the
duty cycles for the top and bottom MOSFETs are given by:
MainSwitchDutyCycle =VOUT
VIN
SynchronousSwitchDutyCycle =VIN –V
OUT
VIN
The power dissipation for the main and synchronous
MOSFETs at maximum output current are given by:
PTOP =VOUT
VIN
IMAX
()
2(T)RDS(ON) +
VIN2IMAX
2(RDR )(CMILLER)•
1
VCC –V
TH(IL)
+1
VTH(IL)
(f)
P
BOT =VIN –V
OUT
VIN
(IMAX )2(T)RDS(0N)
where ρT is the temperature dependency of RDS(ON), RDR
is the effective top driver resistance (approximately 2Ω at
VGS = VMILLER), VIN is the drain potential and the change
in drain potential in the particular application. VTH(IL) is
the data sheet specifi ed typical gate threshold voltage
specifi ed in the power MOSFET data sheet at the specifi ed
drain current. CMILLER is the calculated capacitance using
the gate charge curve from the MOSFET data sheet and
the technique described above.
Both MOSFETs have I2R losses while the topside N-channel
equation incudes an additional term for transition losses,
which peak at the highest input voltage. For high input
voltage low duty cycle applications that are typical for the
LTC3810, transition losses are the dominate loss term and
therefore using higher RDS(ON) device with lower CMILLER
usually provides the highest effi ciency. The synchronous
MOSFET losses are greatest at high input voltage when
the top switch duty factor is low or during a short circuit
when the synchronous switch is on close to 100% of
Figure 6. Gate Charge Characteristic
APPLICATIONS INFORMATION
+
VDS
VIN
VGS
MILLER EFFECT
QIN
ab
CMILLER = (QB – QA)/VDS
VGS V
+
3810 F06
LTC3810
17
3810fc
the period. Since there is no transition loss term in the
synchronous MOSFET, optimal effi ciency is obtained by
minimizing RDS(ON) by using larger MOSFETs or paral-
leling multiple MOSFETs.
Multiple MOSFETs can be used in parallel to lower
RDS(ON) and meet the current and thermal requirements
if desired. The LTC3810 contains large low impedance
drivers capable of driving large gate capacitances without
signifi cantly slowing transition times. In fact, when driv-
ing MOSFETs with very low gate charge, it is sometimes
helpful to slow down the drivers by adding small gate
resistors (10Ω or less) to reduce noise and EMI caused
by the fast transitions.
Operating Frequency
The choice of operating frequency is a tradeoff between
effi ciency and component size. Low frequency operation
improves effi ciency by reducing MOSFET switching losses
but requires larger inductance and/or capacitance in order
to maintain low output ripple voltage.
The operating frequency of LTC3810 applications is de-
termined implicitly by the one-shot timer that controls
the on-time, tON, of the top MOSFET switch. The on-time
is set by the current out of the ION pin and the voltage at
the VON pin according to:
tON =VVON
IION
(76pF)
Tying a resistor RON from VIN to the ION pin yields an
on-time inversely proportional to VIN. For a step-down
converter, this results in approximately constant frequency
operation as the input supply varies:
f=VOUT
VVON •R
ON(76pF) [HZ]
To hold frequency constant during output voltage changes,
tie the VON pin to VOUT or to a resistive divider from VOUT
when VOUT > 2.4V. The VON pin has internal clamps that
limit its input to the one-shot timer. If the pin is tied below
0.7V, the input to the one-shot is clamped at 0.7V. Similarly,
if the pin is tied above 2.4V, the input is clamped at 2.4V.
In high VOUT applications, tie VON to INTVCC. Figures 7a
and 7b show how RON relates to switching frequency for
several common output voltages.
Changes in the load current magnitude will cause frequency
shift. Parasitic resistance in the MOSFET switches and
inductor reduce the effective voltage across the induc-
tance, resulting in increased duty cycle as the load current
increases. By lengthening the on-time slightly as current
increases, constant frequency operation can be main-
tained. This is accomplished with a resistive divider from
the ITH pin to the VON pin and VOUT. The values required
will depend on the parasitic resistances in the specifi c
Figure 7a. Switching Frequency vs RON (VON = 0V) Figure 7b. Switching Frequency vs RON (VON = INTVCC)
APPLICATIONS INFORMATION
RON (kΩ)
10
100
SWITCHING FREQUENCY (kHz)
1000
100 1000
3810 F07a
VOUT = 1.5V
VOUT = 5V
VOUT = 2.5V
VOUT = 3.3V
RON (kΩ)
10
100
SWITCHING FREQUENCY (kHz)
1000
100 1000
3810 F07b
VOUT = 3.3V
VOUT = 12V
VOUT = 5V
LTC3810
18
3810fc
application. A good starting point is to feed about 25%
of the voltage change at the ITH pin to the VON pin as
shown in Figure 8. Place capacitance on the VON pin to
lter out the ITH variations at the switching frequency.
Figure 8. Correcting Frequency Shift with Load Current Changes
Minimum Off-Time and Dropout Operation
The minimum off-time, tOFF(MIN), is the smallest amount
of time that the LTC3810 is capable of turning on the bot-
tom MOSFET, tripping the current comparator and turning
the MOSFET back off. This time is generally about 250ns.
The minimum off-time limit imposes a maximum duty
cycle of tON/(tON + tOFF(MIN)). If the maximum duty cycle
is reached, due to a dropping input voltage for example,
then the output will drop out of regulation. The minimum
input voltage to avoid dropout is:
VIN(MIN) =VOUT
tON +tOFF(MIN)
tON
A plot of maximum duty cycle vs frequency is shown in
Figure 9.
Figure 9. Maximum Switching Frequency vs Duty Cycle
Inductor Selection
Given the desired input and output voltages, the induc-
tor value and operating frequency determine the ripple
current:
IL=VOUT
fL
1VOUT
VIN
Lower ripple current reduces core losses in the inductor,
ESR losses in the output capacitors and output voltage
ripple. Highest effi ciency operation is obtained at low
frequency with small ripple current. However, achieving
this requires a large inductor. There is a tradeoff between
component size, effi ciency and operating frequency.
A reasonable starting point is to choose a ripple current
that is about 40% of IOUT(MAX). The largest ripple current
occurs at the highest VIN. To guarantee that ripple current
does not exceed a specifi ed maximum, the inductance
should be chosen according to:
L=VOUT
fIL(MAX)
1VOUT
VIN(MAX)
Once the value for L is known, the type of inductor must
be selected. High effi ciency converters generally cannot
afford the core loss found in low cost powdered iron cores,
forcing the use of more expensive ferrite, molypermalloy
or Kool Mμ® cores. A variety of inductors designed for
high current, low voltage applications are available from
manufacturers such as Sumida, Panasonic, Coiltronics,
Coilcraft and Toko.
Schottky Diode D1 Selection
The Schottky diode D1 shown in the front page schematic
conducts during the dead time between the conduction of
the power MOSFET switches. It is intended to prevent the
body diode of the bottom MOSFET from turning on and
storing charge during the dead time, which can cause a
modest (about 1%) effi ciency loss. The diode can be rated
for about one half to one fi fth of the full load current since
it is on for only a fraction of the duty cycle. In order for the
APPLICATIONS INFORMATION
CVON
0.01μF
RVON2
30k 100k
RVON1
200k
INTVCC
10V VON
ITH
LTC3810
3810 F08
2.0
1.5
1.0
0.5
0
0 0.25 0.50 0.75
3810 F09
1.0
DROPOUT
REGION
DUTY CYCLE (VOUT/VIN)
SWITCHING FREQUENCY (MHz)
LTC3810
19
3810fc
diode to be effective, the inductance between it and the
bottom MOSFET must be as small as possible, mandating
that these components be placed adjacently. The diode can
be omitted if the effi ciency loss is tolerable.
Input Capacitor Selection
In continuous mode, the drain current of the top MOSFET
is approximately a square wave of duty cycle VOUT/VIN
which must be supplied by the input capacitor. To prevent
large input transients, a low ESR input capacitor sized for
the maximum RMS current is given by:
ICIN(RMS) IO(MAX)
VOUT
VIN
VIN
VOUT
–1
1/ 2
This formula has a maximum at VIN = 2VOUT, where IRMS =
IO(MAX)/2. This simple worst-case condition is commonly
used for design because even signifi cant deviations do not
offer much relief. Note that the ripple current ratings from
capacitor manufacturers are often based on only 2000
hours of life. This makes it advisable to further derate
the capacitor or to choose a capacitor rated at a higher
temperature than required. Several capacitors may also
be placed in parallel to meet size or height requirements
in the design.
Because tantalum and OS-CON capacitors are not available
in voltages above 30V, ceramics or aluminum electrolytics
must be used for regulators with input supplies above 30V.
Ceramic capacitors have the advantage of very low ESR
and can handle high RMS current, but ceramics with high
voltage ratings (> 50V) are not available with more than
a few microfarads of capacitance. Furthermore, ceram-
ics have high voltage coeffi cients which means that the
capacitance values decrease even more when used at the
rated voltage. X5R and X7R type ceramics are recom-
mended for their lower voltage and temperature coef-
cients. Another consideration when using ceramics is
their high Q which, if not properly damped, may result in
excessive voltage stress on the power MOSFETs. Alumi-
num electrolytics have much higher bulk capacitance, but
they have higher ESR and lower RMS current ratings.
A good approach is to use a combination of aluminum
electrolytics for bulk capacitance and ceramics for low ESR
and RMS current. If the RMS current cannot be handled
by the aluminum capacitors alone, when used together,
the percentage of RMS current that will be supplied by the
aluminum capacitor is reduced to approximately:
%I
RMS,ALUM 1
1+(8fCRESR)2 100%
where RESR is the ESR of the aluminum capacitor and C
is the overall capacitance of the ceramic capacitors. Using
an aluminum electrolytic with a ceramic also helps damp
the high Q of the ceramic, minimizing ringing.
Output Capacitor Selection
The selection of COUT is primarily determined by the ESR
required to minimize voltage ripple. The output ripple
(VOUT) is approximately equal to:
VOUT ILESR +1
8fCOUT
Since IL increases with input voltage, the output ripple
is highest at maximum input voltage. ESR also has a sig-
nifi cant effect on the load transient response. Fast load
transitions at the output will appear as voltage across the
ESR of COUT until the feedback loop in the LTC3810 can
change the inductor current to match the new load current
value. Typically, once the ESR requirement is satisfi ed the
capacitance is adequate for fi ltering and has the required
RMS current rating.
Manufacturers such as Nichicon, Nippon Chemi-Con
and Sanyo should be considered for high performance
throughhole capacitors. The OS-CON (organic semicon-
ductor dielectric) capacitor available from Sanyo has the
lowest product of ESR and size of any aluminum electroly-
tic at a somewhat higher price. An additional ceramic
capacitor in parallel with OS-CON capacitors is recom-
mended to reduce the effect of their lead inductance.
In surface mount applications, multiple capacitors placed
in parallel may be required to meet the ESR, RMS current
handling and load step requirements. Dry tantalum, special
polymer and aluminum electrolytic capacitors are available
in surface mount packages. Special polymer capacitors
offer very low ESR but have lower capacitance density
than other types. Tantalum capacitors have the highest
capacitance density but it is important to only use types
APPLICATIONS INFORMATION
LTC3810
20
3810fc
that have been surge tested for use in switching power
supplies. Several excellent surge-tested choices are the
AVX, TPS and TPSV or the KEMET T510 series. Aluminum
electrolytic capacitors have signifi cantly higher ESR, but
can be used in cost-driven applications providing that
consideration is given to ripple current ratings and long-
term reliability. Other capacitor types include Panasonic
SP and Sanyo POSCAPs.
Output Voltage
The LTC3810 output voltage is set by a resistor divider
according to the following formula:
VOUT =0.8V 1+RFB1
RFB2
The external resistor divider is connected to the output as
shown in the Functional Diagram, allowing remote voltage
sensing. The resultant feedback signal is compared with
the internal precision 800mV voltage reference by the
error amplifi er. The internal reference has a guaranteed
tolerance of <1%. Tolerance of the feedback resistors
will add additional error to the output voltage. 0.1% to
1% resistors are recommended.
Input Voltage Undervoltage Lockout
A resistor divider connected from the input supply to the
UVIN pin (see Functional Diagram) is used to program the
input supply undervoltage lockout thresholds. When the
rising voltage at UVIN reaches 0.88V, the LTC3810 turns
on, and when the falling voltage at UVIN drops below 0.8V,
the LTC3810 is shut downproviding 10% hysteresis.
The input voltage UVLO thresholds are set by the resistor
divider according to the following formulas:
VIN,FALLING =0.8V 1+RUV1
RUV2
and
VIN,RISING =0.88V 1+RUV1
RUV2
If input supply undervoltage lockout is not needed, it can
be disabled by connecting UVIN to INTVCC.
Top MOSFET Driver Supply (CB, DB)
An external bootstrap capacitor, CB, connected to the
BOOST pin supplies the gate drive voltage for the topside
MOSFET. This capacitor is charged through diode DB from
DRVCC when the switch node is low. When the top MOSFET
turns on, the switch node rises to VIN and the BOOST pin
rises to approximately VIN + INTVCC. The boost capacitor
needs to store about 100 times the gate charge required
by the top MOSFET. In most applications 0.1μF to 0.47μF,
X5R or X7R dielectric capacitor is adequate.
The reverse breakdown of the external diode, DB, must
be greater than VIN(MAX). Another important consideration
for the external diode is the reverse recovery and reverse
leakage, either of which may cause excessive reverse
current to fl ow at full reverse voltage. If the reverse cur-
rent times reverse voltage exceeds the maximum allow-
able power dissipation, the diode may be damaged. For
best results, use an ultrafast recovery diode such as the
MMDL770T1.
Bottom MOSFET Driver Return Supply (BGRTN)
The bottom gate driver, BG, switches from DRVCC to
BGRTN where BGRTN can be a voltage between ground
and –5V. Why not just keep it simple and always connect
BGRTN to ground? In high voltage switching converters,
the switch node dV/dt can be many volts/ns, which will
pull up on the gate of the bottom MOSFET through its
Miller capacitance. If this Miller current, times the internal
gate resistance of the MOSFET plus the driver resistance,
exceeds the threshold of the FET, shoot-through will oc-
cur. By using a negative supply on BGRTN, the BG can be
pulled below ground when turning the bottom MOSFET off.
This provides a few extra volts of margin before the gate
reaches the turn-on threshold of the MOSFET. Be aware
that the maximum voltage difference between DRVCC and
BGRTN is 14V. If, for example, VBGRTN = –2V, the maximum
voltage on DRVCC pin is now 12V instead of 14V.
IC/MOSFET Driver Supplies (INTVCC and DRVCC)
The LTC3810 drivers are supplied from the DRVCC and
BOOST pins (see Figure 3), which have an absolute maxi-
mum voltage of 14V. Since the main supply voltage, VIN
APPLICATIONS INFORMATION
LTC3810
21
3810fc
is typically much higher than 14V a separate supply for
the IC power (INTVCC) and driver power (DRVCC) must
be used. The LTC3810 has integrated bias supply control
circuitry that allows the IC/driver supply to be easily
generated from VIN and/or VOUT with minimal external
components. There are four ways to do this as shown in
the simplifi ed schematics of Figure 4 and explained in the
following sections.
Using the Linear Regulator for INTVCC/DRVCC Supply
In Mode 1, a small external SOT23 MOSFET, controlled by
the NDRV pin, is used to generate a 10V start-up supply
from VIN. The small SOT23 package can be used because
the NMOS is on continuously only during the brief start-up
period. As soon as the output voltage reaches 6.7V, the
LTC3810 turns off the external NMOS and the LTC3810
regulates the 10V supply from the EXTVCC pin (connected
to VOUT or a VOUT derived boost network) through an
internal low dropout regulator. For this mode to work
properly, EXTVCC must be in the range 6.7V < EXTVCC <
15V. If VOUT < 6.7V, a charge pump or extra winding can
be used to raise EXTVCC to the proper voltage, or alter-
natively, Mode 2 should be used as explained later in this
section. If VOUT is shorted or otherwise goes below the
minimum 6.5V threshold, the MOSFET connected to VIN
is turned back on to maintain the 10V supply. However if
the output cannot be brought up within a timeout period,
the drivers are turned off to prevent the SOT23 MOSFET
from overheating. Soft-start cycles are then attempted at
low duty cycle intervals to try to bring the output back up
(see Figure 10). This fault timeout operation is enabled
by choosing the choosing RNDRV such that the resistor
current INDRV is greater than 270μA by using the follow-
ing formulas:
RNDRV P
MOSFET(MAX) /I
CC VTH
270μA
where
ICC =(f) QG(TOP) +QG(BOTTOM)
()
+3mA
and VTH is the threshold voltage of the MOSFET.
The value of RNDRV also affects the VIN(MIN) as
follows:
V
IN(MIN) = VINTVCC(MIN) + (40μA) RNDRV +VT (1)
where VINTVCC(MIN) is normally 6V for driving 60V to 100V
MOSFETs. If minimum VIN is not low enough, consider
reducing RNDRV and/or using a darlington NPN instead of
an NMOS to reduce VT to ~1.4V.
When using RNDRV equal to the computed value, the
LTC3810 will enable the low duty cycle soft-start retries
only when the desired maximum power dissipation,
PMOSFET(MAX), in the MOSFET is exceeded and leave the
drivers on continuously otherwise. The shutoff/restart
times are a function of the TRACK/SS capacitor value.
Figure 10. Fault Timeout Operation
APPLICATIONS INFORMATION
SS/TRACK
VOUT
TG/BG
FAULT TIMEOUT
ENABLED
EXTVCC UV THRESHOLD
DRIVER OFF THRESHOLD
DRIVER POWER
FROM VIN
SHORT-CIRCUIT EVENT START-UP INTO SHORT-CIRCUIT
START-UP
DRIVER POWER
FROM VOUT
DRIVER POWER
FROM VIN
ISS/TRACK = 1.4MA (SOURCE)
ISS/TRACK = 0.1MA (SINK)
3810 F10
LTC3810
22
3810fc
The external NMOS for the linear regulator should be a
standard 3V threshold type (i.e., not a logic level threshold).
The rate of charge of INTVCC from 0V to 10V is controlled
by the LTC3810 to be approximately 75μs regardless of
the size of the capacitor connected to the INTVCC pin. The
charging current for this capacitor is approximately:
IC=10V
75μs
CINTVCC
The safe operating area (SOA) for the external NMOS
should be chosen so that capacitor charging does not
damage the NMOS. Excessive values of capacitor are
unnecessary and should be avoided. Typically values in
the 1μF to 10μF work well.
One more design requirement for this mode is the minimum
soft-start capacitor value. The fault timeout is enabled
when SS/TRACK voltage is greater than 4V. This gives the
power supply time to bring the output up before it starts
the timeout sequence. To prevent timeout sequence from
starting prematurely during start-up, a minimum CSS value
is necessary to ensure that VSS/TRACK < 4V until VEXTVCC
> 6.7V. To ensure this, choose:
C
SS > COUT • (2.3 × 10–6)/IOUT(MAX)
Mode 2 should be used if VOUT is outside of the 6.7V <
EXTVCC < 15V operating range and the extra complexity
of a charge pump or extra inductor winding is not wanted
to boost this voltage above 6.7V. In this mode, EXTVCC is
grounded and the NMOS is chosen to handle the worst-
case power dissipation:
P
MOSFET =VIN(MAX)
()
f
()
QG(TOP) +QG(BOTTOM)
()
+3mA
To operate properly, the fault timeout operation must be
disabled by choosing
R
NDRV > (VIN(MAX) – 10V – VTH)/270μA
If the required RNDRV value results in an unacceptable
value for VIN(MIN) (see Equation 1), fault timeout operation
can also be disabled by connecting a 500k to 2M resistor
from the SS/TRACK pin to INTVCC.
Using Trickle Charge Mode
Trickle charge mode is selected by shorting NDRV and
INTVCC and connecting EXTVCC to VOUT. Trickle charge
mode has the advantage of not requiring an external
MOSFET but takes longer to start up due to slow charge
up of CINTVCC and CDRVCC through RPULLUP (tDELAY = 0.77
• RPULLUP • CDRVCC) and usually requires larger INTVCC/
DRVCC capacitor values to hold up the supply voltage dur-
ing start-up. Once the INTVCC/DRVCC voltage reaches the
trickle charge UV threshold of 12V, the drivers will turn on
and start discharging CINTVCC/CDRVCC at a rate determined
by the driver current IG. In order to ensure proper start-
up, CINTVCC/CDRVCC must be chosen large enough so that
the EXTVCC voltage reaches the switchover threshold of
6.7V before CINTVCC/CDRVCC discharges below the falling
UV threshold of 6V. This is ensured if:
CINTVCC +CDRVCC >IG
Larger of COUT
IMAX
or 5.5 105•CSS
VOUT(REG)
where IG is the gate drive current = (f)(QG(TOP) + QG(BOTTOM))
and IMAX is the maximum inductor current selected by
VRNG.
For RPULLUP
, the value should fall in the following range
to ensure proper start-up:
Min RPULLUP > (VIN(MAX)–14V)/ICCSR
Max RPULLUP < (VIN(MIN)–12V)/IQ,SHUTDOWN
APPLICATIONS INFORMATION
LTC3810
23
3810fc
Using an External Supply Connected to the INTVCC/
DRVCC Pins
If an external supply is available between 6.2V and 14V,
the supply can be connected directly to the INTVCC/DRVCC
pins. In this mode, INTVCC, EXTVCC and NDRV must be
shorted together.
INTVCC/DRVCC Supply and the EXTVCC Connection
The LTC3810 contains an internal low dropout regulator to
produce the 10V INTVCC/DRVCC supply from the EXTVCC
pin voltage. This regulator turns on when the EXTVCC pin
is above 6.7V and remains on until EXTVCC drops below
6.4V. This allows the IC/MOSFET power to be derived from
the output or an output derived boost network during
normal operation and from the external NMOS from VIN
during start-up or short-circuit. Using the EXTVCC pin in
this way results in signifi cant effi ciency gains compared
to what would be possible when deriving this power
continuously from the typically much higher VIN voltage.
The EXTVCC connection also allows the power supply to
be confi gured in trickle charge mode in which it starts up
with a high valued “bleed” resistor connected from VIN
to INTVCC to charge up the INTVCC capacitor. As soon as
the output rises above 6.7V the internal EXTVCC regulator
takes over before the INTVCC capacitor discharges below
the UV threshold. When the EXTVCC regulator is active,
the EXTVCC pin can supply up to 50mA RMS. Do not ap-
ply more than 15V to the EXTVCC pin. The following list
summarizes the possible connections for EXTVCC:
1. EXTVCC grounded. This connection will require INTVCC
to be powered continuously from an external NMOS
from VIN resulting in an effi ciency penalty as high as
10% at high input voltages.
2. EXTVCC connected directly to VOUT. This is the normal
connection for 6.7V < VOUT < 15V and provides the
highest effi ciency. The power supply will start up using
an external NMOS or a bleed resistor until the output
supply is available.
3. EXTVCC connected to an output-derived boost network.
If VOUT < 6.7V. The low voltage output can be boosted
using a charge pump or fl yback winding to greater
than 6.7V.
4. EXTVCC connected to INTVCC. This is the required
connection for EXTVCC if INTVCC is connected to an
external supply where the external supply is 6.2V <
VEXT < 15V.
Applications using large MOSFETs with a high input volt-
age and high frequency of operation may result in a large
EXTVCC pin current. Therefore, it is good design practice
to verify that the maximum junction temperature rating
and RMS current rating are within the maximum limits.
Typically, most of the EXTVCC current consists of the
MOSFET gates current. In continuous mode operation,
this EXTVCC current is:
IEXTVCC =fQ
G(TOP) +QG(BOTTOM)
()
+3mA <50mA
The junction temperature can be estimated from the
equations given in Note 2 of the Electrical Characteristics
as follows:
T
J = TA + IEXTVCC • (VEXTVCC – VINTVCC)(100°C/W)
< 125°C
If absolute maximum ratings are exceeded, consider
using an external supply connected directly to the
INTVCC pin.
APPLICATIONS INFORMATION
LTC3810
24
3810fc
Figure 11. Type 2 Schematic and Transfer Function
FEEDBACK LOOP/COMPENSATION
Feedback Loop Types
In a typical LTC3810 circuit, the feedback loop consists
of the modulator, the output fi lter and load, and the
feedback amplifi er with its compensation network. All of
these components affect loop behavior and must be ac-
counted for in the loop compensation. The modulator and
output fi lter consists of the internal current comparator,
the output MOSFET drivers and the external MOSFETs,
inductor and output capacitor. Current mode control
eliminates the effect of the inductor by moving it to the
inner loop, reducing it to a fi rst order system. From a
feedback loop point of view, it looks like a linear voltage
controlled current source from ITH to VOUT and has a gain
equal to (IMAXROUT)/1.2V. It has fairly benign AC behavior
at typical loop compensation frequencies with signifi cant
phase shift appearing at half the switching frequency. The
external output capacitor and load cause a fi rst order roll
off at the output at the ROUTCOUT pole frequency, with
the attendant 90° phase shift. This roll off is what fi lters
the PWM waveform, resulting in the desired DC output
voltage. The output capacitor also contributes a zero at
the COUTRESR frequency which adds back the 90° phase
and cancels the fi rst order roll off.
So far, the AC response of the loop is pretty well out of the
users control. The modulator is a fundamental piece of
the LTC3810 design and the external output capacitor is
usually chosen based on the regulation and load current
requirements without considering the AC loop response.
The feedback amplifi er, on the other hand, gives us a
handle with which to adjust the AC response. The goal is
to have 180° phase shift at DC (so the loop regulates), and
something less than 360° phase shift (preferably about
300°) at the point that the loop gain falls to 0dB, i.e., the
crossover frequency, with as much gain as possible at
frequencies below the crossover frequency. Since the
modulator/output fi lter is a fi rst order system with maxi-
mum of 90° phase shift (at frequencies below fSW/4) and
the feedback amplifi er adds another 90° of phase shift,
some phase boost is required at the crossover frequency
to achieve good phase margin. If the ESR zero is below the Figure 12. Type 3 Schematic and Transfer Function
crossover frequency, this zero may provide enough phase
boost to achieve the desired phase margin and the only
requirement of the compensation will be to guarantee that
the gain is below zero at frequencies above fSW/4. If the
ESR zero is above the crossover frequency, the feedback
amplifi er will probably be required to provide phase boost.
For most LTC3810 applications, Type 2 compensation will
provide enough phase boost; however some applications
where high bandwidth is required with low ESR ceramics
and lots of bulk capacitance, Type 3 compensation may
be necessary to provide additional phase boost.
The two types of compensation networks, “Type 2” and
“Type 3” are shown in Figures 11 and 12. When compo-
nent values are chosen properly, these networks provide
a “phase bump” at the crossover frequency. Type 2 uses
a single pole-zero pair to provide up to about 60° of phase
boost while Type 3 uses two poles and two zeros to provide
up to 150° of phase boost.
APPLICATIONS INFORMATION
GAIN (dB)
3810 F11
0
PHASE
–6dB/OCT
–6dB/OCT
GAIN
PHASE (DEG)
FREQ
–90
–180
–270
–360
RB
VREF
R1
R2
FB
C2
IN
OUT
+
C1
GAIN (dB)
3810 F12
0
PHASE
–6dB/OCT
+6dB/OCT –6dB/OCT
GAIN
PHASE (DEG)
FREQ
–90
–180
–270
–360
RB
VREF
R1
R2
FB
C2
IN
OUT
+
C1
C3
R3
LTC3810
25
3810fc
Feedback Component Selection
Selecting the R and C values for a typical Type 2 or Type 3
loop is a nontrivial task. The applications shown in this
data sheet show typical values, optimized for the power
components shown. They should give acceptable perfor-
mance with similar power components, but can be way off if
even one major power component is changed signifi cantly.
Applications that require optimized transient response will
require recalculation of the compensation values specifi -
cally for the circuit in question. The underlying mathematics
are complex, but the component values can be calculated
in a straightforward manner if we know the gain and phase
of the modulator at the crossover frequency.
Modulator gain and phase can be obtained in one of
three ways: measured directly from a breadboard, or if
the appropriate parasitic values are known, simulated or
generated from the modulator transfer function. Mea-
surement will give more accurate results, but simulation
or transfer function can often get close enough to give
a working system. To measure the modulator gain and
phase directly, wire up a breadboard with an LTC3810
and the actual MOSFETs, inductor and input and output
capacitors that the fi nal design will use. This breadboard
should use appropriate construction techniques for high
speed analog circuitry: bypass capacitors located close
to the LTC3810, no long wires connecting components,
appropriately sized ground returns, etc. Wire the feedback
amplifi er with a 0.1μF feedback capacitor from ITH to FB
and a 10k to 100k resistor from VOUT to FB. Choose the
bias resistor (RB) as required to set the desired output
voltage. Disconnect RB from ground and connect it to
a signal generator or to the source output of a network
analyzer to inject a test signal into the loop. Measure the
gain and phase from the ITH pin to the output node at the
positive terminal of the output capacitor. Make sure the
analyzers input is AC coupled so that the DC voltages
present at both the ITH and VOUT nodes don’t corrupt the
measurements or damage the analyzer.
If breadboard measurement is not practical, a SPICE
simulation can be used to generate approximate gain/
phase curves. Plug the expected capacitor, inductor
and MOSFET values into the following SPICE deck and
generate an AC plot of VOUT/V
ITH with gain in dB and
phase in degrees. Refer to your SPICE manual for details
of how to generate this plot.
*3810 modulator gain/phase
*2006 Linear Technology
*this file simulates a simplified model of
*the LTC3810 for generating a v(out)/v(ith)
*bode plot
.param rdson=.0135 ;MOSFET rdson
.param Vrng=2 ;use 1.4 for INTVCC and
0.7 for ground
.param vsnsmax={0.173*Vrng-0.026}
.param Imax={vsnsmax/rdson}
.param DL=4 ;inductor ripple current
*inductor current
gl out 0 value={(v(ith)-1.2)*Imax/1.2+DL/2}
*output cap
cout out out2 270u ;capacitor value
resr out2 0 0.018 ;capacitor ESR
*load
Rout out 0 2 ; load resistor
vstim ith 0 0 ac 1 ;ac stimulus
.ac dec 100 100 10meg
.probe
.end
Mathematical software such as MATHCAD or MATLAB
can also be used to generate plots using the following
transfer function of the modulator:
H(s) =VSENSE(MAX)
1.2 RDS(ON)
1+s•R
ESR •C
OUT
1+s•R
L•C
OUT
•RL
s=j2f
(2)
APPLICATIONS INFORMATION
LTC3810
26
3810fc
TYPE 3 Loop:
K=tan2BOOST
4+45°
C2 =1
2•f•GR1
C1=C2 K 1
()
R2 =K
2•f•C1
R3 =R1
K1
C3 =1
2fK
R3
RB=VREF(R1)
VOUT VREF
SPICE or mathematical software can be used to generate
the gain/phase plots for the compensated power supply to
do a sanity check on the component values before trying
them out on the actual hardware. For software, use the
following transfer function:
T(s) = A(s)H(s)
With the gain/phase plot in hand, a loop crossover fre-
quency can be chosen. Usually the curves look something
like Figure 13. Choose the crossover frequency about 25%
of the switching frequency for maximum bandwidth. Al-
though it may be tempting to go beyond fSW/4, remember
that signifi cant phase shift occurs at half the switching
frequency that isn’t modeled in the above H(s) equation
and PSPICE code. Note the gain (GAIN, in dB) and phase
(PHASE, in degrees) at this point. The desired feedback
amplifi er gain will be –GAIN to make the loop gain at 0dB
at this frequency. Now calculate the needed phase boost,
assuming 60° as a target phase margin:
BOOST = – (PHASE + 30°)
If the required BOOST is less than 60°, a Type 2 loop can
be used successfully, saving two external components.
BOOST values greater than 60° usually require Type 3
loops for satisfactory performance.
Finally, choose a convenient resistor value for R1 (10k
is usually a good value). Now calculate the remaining
values:
(K is a constant used in the calculations)
f = chosen crossover frequency
G = 10(GAIN/20) (this converts GAIN in dB to G in
absolute gain)
TYPE 2 Loop:
K=tan BOOST
2+45°
C2 =1
2fG•K•R1
C1=C2 K21
()
R2 =K
2•f•C1
RB=VREF(R1)
VOUT VREF
Figure 13. Transfer Function of Buck Modulator
APPLICATIONS INFORMATION
FREQUENCY (Hz)
GAIN (dB)
PHASE (DEG)
3810 F13
00
–90
–180
GAIN
PHASE
LTC3810
27
3810fc
Figure 14. Secondary Output Loop
where H(s) was given in Equation 2 and A(s) depends on
compensation circuit used:
Type 2:
A (s)=1+s•R2C1
s•R1 C1+C2
()
•1+s•R2 C1 C2
C1+C2
Type 3:
A (s)=1
s•R1 C1+C2
()
1+s• R1+R3
()
•C3
()
•1+s•R2C1
()
1+s•R3C3
()
•1+s•R2 C1 C2
C1+C2
For SPICE, replace VSTIM line in the previous PSPICE
code with following code and generate a gain/phase plot
of V(out)/V(outin):
rfb1 outin vfb 52.5k
rfb2 vfb 0 10k
eithx ithx 0 laplace {0.8-v(vfb)} =
{1/(1+s/1000)}
eith ith 0 value={limit(1e6*v(ithx),0,2.4)}
cc1 ith vfb 4p
cc2 ith x1 8p
rc x1 vfb 210k
rf outin x2 11k ;delete this line for Type 2
cf x2 vfb 120p ;delete this line for Type 2
vstim out outin dc=0 ac=1m
Pulse Skip Mode Operation and MODE/SYNC Pin
The MODE/SYNC pin determines whether the bottom
MOSFET remains on when current reverses in the inductor.
Tying this pin above its 0.8V threshold enables pulse skip
mode operation where the bottom MOSFET turns off when
inductor current reverses. The load current at which current
reverses and discontinuous operation begins depends on
the amplitude of the inductor ripple current and will vary
with changes in VIN. Tying the MODE/SYNC pin below the
0.8V threshold forces continuous synchronous operation,
allowing current to reverse at light loads and maintain-
ing high frequency operation. To prevent forcing current
back into the main power supply, potentially boosting the
input supply to a dangerous voltage level, forced continu-
ous mode of operation is disabled when the TRACK/SS
voltage is below the reference voltage during soft-start
or tracking. During these two periods, the PGOOD signal
is forced low.
In addition to providing a logic input to force continu-
ous operation, the MODE/SYNC pin provides a mean to
maintain a fl yback winding output when the primary is
operating in pulse skip mode. The secondary output VOUT2
is normally set as shown in Figure 14 by the turns ratio
N of the transformer. However, if the controller goes into
pulse skip mode and halts switching due to a light primary
load current, then VOUT2 will droop. An external resistor
divider from VOUT2 to the MODE/SYNC pin sets a minimum
APPLICATIONS INFORMATION
VIN
LTC3810
SGND
FCB
TG
SW
R3
R4
3810 F14
T1
1:N
BG
PGND
+COUT2
1μF VOUT1
VOUT2
VIN
+
CIN
1N4148
+
COUT
LTC3810
28
3810fc
voltage VOUT2(MIN) below which continuous operation is
forced until VOUT2 has risen above its minimum.
VOUT2(MIN) =0.8V 1+R4
R3
lies the same percentage below the typical value as the
maximum lies above it. Consult the MOSFET manufacturer
for further guidelines.
To further limit current in the event of a short-circuit to
ground, the LTC3810 includes foldback current limiting.
If the output falls by more than 60%, then the maximum
sense voltage is progressively lowered to about one tenth
of its full value.
Be aware also that when the fault timeout is enabled for
the external NMOS regulator, an over current limit may
cause the output to fall below the minimum 6.5V UV
threshold. This condition will cause a linear regulator
timeout/restart sequence as described in the Linear Regula-
tor Timeout section if this condition persists.
Soft-Start and Tracking
The LTC3810 has the ability to either soft-start by itself with
a capacitor or track the output of another supply. When
the device is confi gured to soft-start by itself, a capacitor
should be connected to the TRACK/SS pin. The LTC3810 is
put in a low quiescent current shutdown state (IQ ~240μA)
if the SHDN pin voltage is below 1.5V. The TRACK/SS
pin is actively pulled to ground in this shutdown state.
Once the SHDN pin voltage is above 1.5V, the LTC3810 is
powered up. A soft-start current of 1.4μA then starts to
charge the soft-start capacitor CSS. Note that soft-start
is achieved not by limiting the maximum output current
of the controller but by controlling the ramp rate of the
output voltage. Current foldback is disabled during this
soft-start phase. During the soft-start phase, the LTC3810
is ramping the reference voltage until it reaches 0.8V. The
force continuous mode is also disabled and PGOOD signal
is forced low during this phase. The total soft-start time
can be calculated as:
t
SOFTSTART = 0.8 • CSS/1.4μA
When the device is confi gured to track another supply,
the feedback voltage of the other supply is duplicated
by a resistor divider and applied to the TRACK/SS pin.
Therefore, the voltage ramp rate on this pin is determined
by the ramp rate of the other supply output voltage.
Table 1.
MODE/SYNC PIN CONDITION
DC Voltage: 0V to 0.75V Forced Continuous
Current Reversal Enabled
DC Voltage: ≥ 0.85V Pulse Skip Mode Operation
No Current Reversal
Feedback Resistors Regulating a Secondary Winding
Ext. Clock OV to ≥ 2V Forced Continuous
Current Reversal Enabled
Fault Conditions: Current Limit and Foldback
The maximum inductor current is inherently limited in a
current mode controller by the maximum sense voltage.
In the LTC3810, the maximum sense voltage is controlled
by the voltage on the VRNG pin. With valley current control,
the maximum sense voltage and the sense resistance
determine the maximum allowed inductor valley current.
The corresponding output current limit is:
ILIMIT =VSNS(MAX)
RDS(ON) T
+1
2IL
The current limit value should be checked to ensure that
ILIMIT(MIN) > IOUT(MAX). The minimum value of current limit
generally occurs with the largest VIN at the highest ambi-
ent temperature, conditions that cause the largest power
loss in the converter. Note that it is important to check for
self-consistency between the assumed MOSFET junction
temperature and the resulting value of ILIMIT which heats
the MOSFET switches.
Caution should be used when setting the current limit
based upon the RDS(ON) of the MOSFETs. The maximum
current limit is determined by the minimum MOSFET
on-resistance. Data sheets typically specify nominal
and maximum values for RDS(ON), but not a minimum.
A reasonable assumption is that the minimum RDS(ON)
APPLICATIONS INFORMATION
LTC3810
29
3810fc
Output Voltage Tracking
The LTC3810 allows the user to program how its output
ramps up by means of the TRACK/SS pin. Through this
pin, the output can be set up to either coincidentally or
ratiometrically track with another supplys output, as shown
in Figure 15. In the following discussions, VOUT1 refers
to the master LTC3810’s output and VOUT2 refers to the
slave LTC3810’s output.
To implement the coincident tracking in Figure 15a, con-
nect an additional resistive divider to VOUT1 and connect its
midpoint to the TRACK/SS pin of the slave IC. The ratio of
this divider should be selected the same as that of the slave
IC’s feedback divider shown in Figure 16. In this tracking
mode, VOUT1 must be set higher than VOUT2. To implement
the ratiometric tracking, the ratio of the divider should be
exactly the same as the master IC’s feedback divider. Note
that the internal soft-start current will introduce a small
Figure 15. Two Different Modes of Output Voltage Tracking
Figure 16. Setup for Coincident and Ratiometric Tracking
Figure 17. Equivalent Input Circuit of Error Amplifi er
APPLICATIONS INFORMATION
TIME
(15a) Coincident Tracking
VOUT1
VOUT2
OUTPUT VOLTAGE
TIME 3810 F15
(15b) Ratiometric Tracking
VOUT1
VOUT2
OUTPUT VOLTAGE
R3 R1
R4 R2
R3
VOUT2
R4
(16a) Coincident Tracking Setup
TO
VFB1
PIN
TO
TRACK/SS2
PIN
TO
VFB2
PIN
VOUT1
R1
R2
R3
VOUT2
R4
3810 F16
(16b) Ratiometric Tracking Setup
TO
VFB1
PIN
TO
TRACK/SS2
PIN
TO
VFB2
PIN
VOUT1
+
II
D1
TRACK/SS2
0.8V
VFB2
D2
D3
3810 F17
EA2
LTC3810
30
3810fc
error on the tracking voltage depending on the absolute
values of the tracking resistive divider.
By selecting different resistors, the LTC3810 can achieve
different modes of tracking including the two in Figure 15.
So which mode should be programmed? While either
mode in Figure 15 satisfi es most practical applications,
there do exist some tradeoffs. The ratiometric mode saves
a pair of resistors, but the coincident mode offers better
output regulation. This can be better understood with the
help of Figure 17. At the input stage of the slave IC’s error
amplifi er, two common anode diodes are used to clamp
the equivalent reference voltage and an additional diode is
used to match the shifted common mode voltage. The top
two current sources are of the same amplitude. In the
coincident mode, the TRACK/SS voltage is substantially
higher than 0.8V at steady state and effectively turns off D1.
D2 and D3 will therefore conduct the same current and
offer tight matching between VFB2 and the internal preci-
sion 0.8V reference. In the ratiometric mode, however,
TRACK/SS equals 0.8V at steady state. D1 will divert part
of the bias current to make VFB2 slightly lower than 0.8V.
Although this error is minimized by the exponential I-V
characteristic of the diode, it does impose a fi nite amount
of output voltage deviation. Furthermore, when the master
IC’s output experiences dynamic excursion (under load
transient, for example), the slave IC output will be affected
as well.
For better output regulation, use the coincident
tracking mode instead of ratiometric.
Phase-Locked Loop and Frequency Synchronization
The LTC3810 has a phase-locked loop comprised of an
internal voltage controlled oscillator and phase detector.
This allows the top MOSFET turn-on to be locked to the
rising edge of an external source. The frequency range
of the voltage controlled oscillator is ±30% around the
center frequency fO. The center frequency is the operating
frequency discussed in the Operating Frequency section.
The LTC3810 incorporates a pulse detection circuit that
will detect a clock on the MODE/SYNC pin. In turn, it will
turn on the phase-locked loop function. The pulse width of
the clock has to be greater than 400ns and the amplitude
of the clock should be greater than 2V.
The internal oscillator locks to the external clock after
the second clock transition is received. When external
synchronization is detected, LTC3810 will operate in
forced continuous mode. If an external clock transition
is not detected for three successive periods, the internal
oscillator will revert to the frequency programmed by the
RON resistor.
During the start-up phase, phase-locked loop function is
disabled. When LTC3810 is not in synchronization mode,
PLL/LPF pin voltage is set to around 1.215V. Frequency
synchronization is accomplished by changing the inter-
nal on-time current according to the voltage on the
PLL/LPF pin.
The phase detector used is an edge sensitive digital type
which provides zero degrees phase shift between the ex-
ternal and internal pulses. This type of phase detector will
not lock up on input frequencies close to the harmonics
of the VCO center frequency. The PLL hold-in range, fH,
is equal to the capture range, fC:
fH = fC = ±0.3 fO
The output of the phase detector is a complementary pair of
current sources charging or discharging the external fi lter
network on the PLL/LPF pin. A simplifi ed block diagram
is shown in Figure 18.
Figure 18. Phase-Locked Loop Block Diagram
If the external frequency (fMODE/SYNC) is greater than the
oscillator frequency fO, current is sourced continuously,
pulling up the PLL/LPF pin. When the external frequency
APPLICATIONS INFORMATION
DIGITAL
PHASE/
FREQUENCY
DETECTOR
MODE/SYNC
PLL/LPF
2.4V CLP
3810 F18
RLP
VCO
LTC3810
31
3810fc
is less than fO, current is sunk continuously, pulling down
the PLL/LPF pin. If the external and internal frequencies
are the same but exhibit a phase difference, the current
sources turn on for an amount of time corresponding to
the phase difference. Thus the voltage on the PLL/LPF
pin is adjusted until the phase and frequency of the external
and internal oscillators are identical. At this stable operating
point the phase comparator output is open and the fi lter
capacitor CLP holds the voltage. The LTC3810 MODE/SYNC
pin must be driven from a low impedance source such as
a logic gate located close to the pin.
The loop fi lter components (CLP, RLP) smooth out the
current pulses from the phase detector and provide a
stable input to the voltage controlled oscillator. The fi lter
components CLP and RLP determine how fast the loop
acquires lock. Typically RLP = 10kΩ and CLP is 0.01μF
to 0.1μF.
Pin Clearance/Creepage Considerations
The LTC3810 is available in the G28 package which
has 0.0106" spacing between adjacent pins. To
maximize PC board trace clearance between high volt-
age pins, the LTC3810 has three unconnected pins
between all adjacent high voltage and low voltage
pins, providing 4(0.0106") = 0.042" clearance which
will be suffi cient for most applications up to 100V.
For more information, refer to the printed circuit board
design standards described in IPC-2221 (www.ipc.org).
Effi ciency Considerations
The percent effi ciency of a switching regulator is equal to
the output power divided by the input power times 100%.
It is often useful to analyze individual losses to determine
what is limiting the effi ciency and which change would
produce the most improvement. Although all dissipative
elements in the circuit produce losses, four main sources
account for most of the losses in LTC3810 circuits:
1. DC I2R losses. These arise from the resistances of the
MOSFETs, inductor and PC board traces and cause the
effi ciency to drop at high output currents. In continuous
mode the average output current fl ows through L, but is
chopped between the top and bottom MOSFETs. If the two
MOSFETs have approximately the same RDS(ON), then
the resistance of one MOSFET can simply be summed
with the resistances of L and the board traces to obtain
the DC I2R loss. For example, if RDS(ON) = 0.01Ω and
RL = 0.005Ω, the loss will range from 15mW to 1.5W
as the output current varies from 1A to 10A.
2. Transition loss. This loss arises from the brief amount
of time the top MOSFET spends in the saturated region
during switch node transitions. It depends upon the
input voltage, load current, driver strength and MOSFET
capacitance, among other factors. The loss is signifi cant
at input voltages above 20V and can be estimated from
the second term of the PMAIN equation found in the Power
MOSFET Selection section. When transition losses are
signifi cant, effi ciency can be improved by lowering the
frequency and/or using a top MOSFET(s) with lower
CRSS at the expense of higher RDS(ON).
3. INTVCC/DRVCC current. This is the sum of the MOSFET
driver and control currents. Control current is typically
about 3mA and driver current can be calculated by: IGATE
= f(QG(TOP) + QG(BOT)), where QG(TOP) and QG(BOT) are
the gate charges of the top and bottom MOSFETs. This
loss is proportional to the supply voltage that INTVCC/
DRVCC is derived from, i.e., VIN for the external NMOS
linear regulator, VOUT for the internal EXTVCC regula-
tor, or VEXT when an external supply is connected to
INTVCC/DRVCC.
4. CIN loss. The input capacitor has the diffi cult job of fi l-
tering the large RMS input current to the regulator. It
must
have a very low ESR to minimize the AC I2R loss
and suffi cient capacitance to prevent the RMS current
from
causing additional upstream losses in fuses or
batteries.
Other losses, including COUT ESR loss, Schottky diode D1
conduction loss during dead time and inductor core loss
generally account for less than 2% additional loss. When
making adjustments to improve effi ciency, the input cur-
rent is the best indicator of changes in effi ciency. If you
make a change and the input current decreases, then the
effi ciency has increased. If there is no change in input
current, then there is no change in effi ciency.
APPLICATIONS INFORMATION
LTC3810
32
3810fc
Checking Transient Response
The regulator loop response can be checked by looking
at the load transient response. Switching regulators take
several cycles to respond to a step in load current. When
load step occurs, VOUT immediately shifts by an amount
equal to ILOAD (ESR), where ESR is the effective series
resistance of COUT. ILOAD also begins to charge or dis-
charge COUT generating a feedback error signal used by the
regulator to return VOUT to its steady-state value. During
this recovery time, VOUT can be monitored for overshoot
or ringing that would indicate a stability problem.
Design Example
As a design example, take a supply with the following
specifi cations: VIN = 36V to 72V (48V nominal), VOUT =
12V ±5%, IOUT(MAX) = 10A, f = 250kHz. First, calculate the
timing resistor with VON = INTVCC:
RON =12V
2.4V 250kHz 76pF =263k
and choose the inductor for about 40% ripple current at
the maximum VIN:
L=12V
250kHz 0.4 10A 112V
72V
=10μH
With a 10μH inductor, ripple current will vary from 3.2A
to 4A (32% to 40%) over the input supply range.
Next, choose the bottom MOSFET switch. Since the drain
of the MOSFET will see the full supply voltage 72V(max)
plus any ringing, choose an 80V MOSFET to provide a
margin of safety. The Si7852DP has:
BVDSS = 80V
R
DS(ON) = 16.5mΩ(max)/13.5mΩ(nom),
θ
= 0.007/°C,
C
MILLER = (18.5nC – 7nC)/40V = 288pF,
V
GS(MILLER) = 4.7V,
θJA= 20°C/W.
This yields a nominal sense voltage of:
V
SNS(NOM) = 10A • 1.3 • 0.0135Ω = 176mV
To guarantee proper current limit at worst-case conditions,
increase nominal VSNS by at least 50% to 320mV (by tying
VRNG to 2V). To check if the current limit is acceptable at
VSNS = 320mV, assume a junction temperature of about
80°C above a 70°C ambient (ρ150°C = 2):
ILIMIT 320mV
2 0.0165
+1
2•4A=11.7A
and double-check the assumed TJ in the MOSFET:
P
BOT =72V 12V
72V 11.7A2 2 0.0165=3.8W
T
J = 70°C + 3.8W • 20°C/W = 146°C
Verify that the Si7852DP is also a good choice for the
top MOSFET by checking its power dissipation at current
limit and maximum input voltage, assuming a junction
temperature of 50°C above a 70°C ambient (ρ120°C = 1.7):
P
MAIN =12V
72V 11.7A21.7 0.0165
()
+72V211.7A
2•2 288pF
1
10V 4.7V +1
4.7V
250kHz
=0.64W +1.75W =2.39W
T
J = 70°C + 2.39W • 20°C/W = 118°C
The junction temperature will be signifi cantly less at
nominal current, but this analysis shows that careful at-
tention to heat sinking on the board will be necessary in
this circuit.
Since VOUT > 6.7V, the INTVCC/DRVCC voltage can be
generated from VOUT with the internal LDO by connecting
VOUT to the EXTVCC pin. A small SOT23 MOSFET such as
the ZXMN10A07F can be used for the pass device if fault
timeout is enabled. Choose RNDRV to guarantee that fault
timeout is enabled when power dissipation of M3 exceeds
0.4W (max for 70°C ambient). Calculate power dissipation
at VIN(MIN) = 36V:
I
CC = 250kHz • 2 • 34nC + 3mA = 20mA
P
M3 = (36V – 10V)(0.02A) = 0.52W
APPLICATIONS INFORMATION
LTC3810
33
3810fc
Since power dissipation at VIN(MIN) = 36V already exceeds
0.4W, calculate RNDRV(MAX) such that fault timeout is
always enabled:
RNDRV 36V 10V 3.5V
270μA=83.3k
So, choose RNDRV = 80.6k.
CIN is chosen for an RMS current rating of about 5A at
85°C. The output capacitors are chosen for a low ESR
of 0.018Ω to minimize output voltage changes due to
inductor ripple current and load steps. The ripple voltage
will be only:
VOUT(RIPPLE) = IL(MAX) • ESR = 4A • 0.018Ω
= 72mV
However, a 0A to 10A load step will cause an output
change of up to:
VOUT(STEP) = ILOAD • ESR = 10A • 0.018Ω
= 180mV
An optional 10μF ceramic output capacitor is included
to minimize the effect of ESL in the output ripple. The
complete circuit is shown in Figure 19.
PC Board Layout Checklist
When laying out a PC board follow one of two suggested
approaches. The simple PC board layout requires a dedi-
cated ground plane layer. Also, for higher currents, it is
recommended to use a multilayer board to help with heat
sinking power components.
The ground plane layer should not have any traces and
it should be as close as possible to the layer with power
MOSFETs.
• Place CIN, COUT, MOSFETs, D1 and inductor all in one
compact area. It may help to have some components
on the bottom side of the board.
Use an immediate via to connect the components to
ground plane including SGND and PGND of LTC3810.
Use several bigger vias for power components.
Use compact plane for switch node (SW) to improve
cooling of the MOSFETs and to keep EMI down.
Use planes for VIN and VOUT to maintain good voltage
ltering and to keep power losses low.
Flood all unused areas on all layers with copper. Flooding
with copper will reduce the temperature rise of power
component. You can connect the copper areas to any
DC net (VIN, VOUT, GND or to any other DC rail in your
system).
When laying out a printed circuit board, without a ground
plane, use the following checklist to ensure proper opera-
tion of the controller.
Segregate the signal and power grounds. All small-
signal components should return to the SGND pin at
one point which is then tied to the PGND pin close to
the source of M2.
Place M2 as close to the controller as possible, keeping
the PGND, BG and SW traces short.
Connect the input capacitor(s) CIN close to the pow-
er MOSFETs. This capacitor carries the MOSFET AC
current.
Keep the high dV/dt SW, BOOST and TG nodes away
from sensitive small-signal nodes.
Connect the INTVCC decoupling capacitor CVCC closely
to the INTVCC and SGND pins.
Connect the top driver boost capacitor CB closely to
the BOOST and SW pins.
Connect the bottom driver decoupling capacitor CDRVCC
closely to the DRVCC and BGRTN pins.
APPLICATIONS INFORMATION
LTC3810
34
3810fc
Figure 19. 36V to 72V Input Voltage to 12V/10A Synchronized at 250kHz
APPLICATIONS INFORMATION
PGOOD
MODE/SYNC
PGOOD
250kHz
CLOCK
VON
VRNG
ITH
SGND
UVIN
SHDN
VFB
SGND PGND
PGND
SS/TRACK
ION
PLL/LPF
CON
100pF
CSS
1000pF
VIN
36V TO 72V
VOUT
12V
10A
M3
ZXMN10A07F
CC2
47pF
RC
200k
RFB2
1k
RFB1
14k
LTC3810
EXTVCC
TG
SENSE
BG
BGRTN
DRVCC
INTVCC
NDRV
BOOST
3810 F19
CB 0.1μF
0.01μF 10k
20k
80.6k
CDRVCC
0.1μF
CVCC
1μF
RUV2
12k
RUV1
470k
RON
261k
RNDRV
80.6k
DB
BAS19
M1
Si7852DP
M2
Si7852DP
D1
B1100
COUT1
270μF
16V COUT2
10μF
16V
L1
10μH
SHDN
1
4
5
6
7
8
9
10
11
12
13
14
28
27
21
20
19
18
17
16
15
CC1
5pF
CIN1
68μF
100V CIN2
1μF
100V
SW
SENSE+
26
25
LTC3810
35
3810fc
7V to 80V Input Voltage to 5V/5A with IC Power from 12V Supply
and All Ceramic Output Capacitors
PGOOD
MODE/SYNC
PGOOD
VON
VRNG
ITH
SGND
UVIN
SHDN
VFB
SGND PGND
PGND
SS/TRACK
ION
PLL/LPF
CON
100pF
CSS
1000pF
VIN
7V TO 80V
VOUT
5V
5A
12V
CC2
200pF
RC
100k
RFB2
1.89k
RFB1
10k
LTC3810
EXTVCC
TG
SENSE
BG
BGRTN
DRVCC
INTVCC
NDRV
BOOST
3810 TA04
CB 0.1μF
CDRVCC
0.1μF
CVCC
1μF
RUV2
61.9k
RUV1
470k
RON
110k
DB
BAS19
M1
Si7852DP
M2
Si7852DP
D1
B1100
COUT
47μF
6.3V
s3
L1
4.7μH
SHDN
1
4
5
6
7
8
9
10
11
12
13
14
28
27
21
20
19
18
17
16
15
CC1
5pF
CIN1
68μF
100V CIN2
1μF
100V
SW
SENSE+
26
25
15V to 80V Input Voltage to 3.3V/5A with Fault Timeout,
Pulse Skip and VIN UV Disabled
TYPICAL APPLICATIONS
PGOOD
MODE/SYNC
PGOOD
VON
VRNG
ITH
SGND
UVIN
SHDN
VFB
SGND PGND
PGND
SS/TRACK
ION
PLL/LPF
CON
100pF
CSS
1000pF
VIN
15V TO 80V
VOUT
3.3V
5A
M3
ZVN4210G
CC2
47pF
RC
200k
RFB2
1.89k
RFB1
10k
LTC3810
EXTVCC
TG
SENSE
BG
BGRTN
DRVCC
INTVCC
NDRV
BOOST
3810 TA05
CB
0.1μF
CDRVCC
0.1μF
CVCC
1μF
RON
71.5k
RNDRV
274k
DB
BAS19
M1
Si7852DP
M2
Si7852DP
D1
B1100
COUT1
270μF
6.3V COUT2
10μF
6.3V
L1
4.7μH
SHDN
1
4
5
6
7
8
9
10
11
12
13
14
28
27
21
20
19
18
17
16
15
CC1
5pF
CIN1
68μF
100V CIN2
1μF
100V
SW
SENSE+
26
25
LTC3810
36
3810fc
G Package
28-Lead Plastic SSOP (5.3mm)
(Reference LTC DWG # 05-08-1640)
PACKAGE DESCRIPTION
G28 SSOP 0204
0.09 – 0.25
(.0035 – .010)
0° – 8°
0.55 – 0.95
(.022 – .037)
5.00 – 5.60**
(.197 – .221)
7.40 – 8.20
(.291 – .323)
12345678 9 10 11 12 1413
9.90 – 10.50*
(.390 – .413)
2526 22 21 20 19 18 17 16 1523242728
2.0
(.079)
MAX
0.05
(.002)
MIN
0.65
(.0256)
BSC 0.22 – 0.38
(.009 – .015)
TYP
MILLIMETERS
(INCHES)
DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED .152mm (.006") PER SIDE
DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD
FLASH SHALL NOT EXCEED .254mm (.010") PER SIDE
*
**
NOTE:
1. CONTROLLING DIMENSION: MILLIMETERS
2. DIMENSIONS ARE IN
3. DRAWING NOT TO SCALE
0.42 ±0.03 0.65 BSC
5.3 – 5.7
7.8 – 8.2
RECOMMENDED SOLDER PAD LAYOUT
1.25 ±0.12
LTC3810
37
3810fc
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no representa-
tion that the interconnection of its circuits as described herein will not infringe on existing patent rights.
REVISION HISTORY
REV DATE DESCRIPTION PAGE NUMBER
C 01/11 Changed Operating Junction Temperature Range in Absolute Maximum Ratings and Order Information sections
Remove Lead Based Part Numbers from Order Information
Updated Equations
Updated Related Parts
2
2
27
38
(Revision history begins at Rev C)
LTC3810
38
3810fc
Linear Technology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408) 432-1900 FAX: (408) 434-0507 www.linear.com
© LINEAR TECHNOLOGY CORPORATION 2007
LT 0111 REV C • PRINTED IN USA
PART NUMBER DESCRIPTION COMMENTS
LTC3891 60V, Low IQ, Synchronous Step-Down DC/DC Controller PLL Fixed Frequency 50kHz to 900kHz
4V ≤ VIN ≤ 60V, 0.8 ≤ VOUT ≤ 24V, TSSOP-20E, 3mm × 4mm QFN-20
LTC3890 60V, Low IQ, Dual Output 2-Phase Synchronous
Step-Down DC/DC Controller
PLL Fixed Frequency 50kHz to 900kHz
4V ≤ VIN ≤ 60V, 0.8 ≤ VOUT ≤ 24V, 5mm × 5mm QFN-32
LTC3810-5 60V Synchronous Step-Down DC/DC Controller Constant On-Time Valley Current Mode
4V ≤ VIN ≤ 60V, 0.8 ≤ VOUT ≤ 0.93VIN, 5mm × 5mm QFN-32
LT3812-5 60V Synchronous Step-Down DC/DC Controller Constant On-Time Valley Current Mode
4V ≤ VIN ≤ 60V, 0.8 ≤ VOUT ≤ 0.93VIN, TSSOP-16E
LTC3703 100V Synchronous Step-Down DC/DC Controller PLL Fixed Frequency 100kHz to 600kHz
4V ≤ VIN ≤ 100V, 0.8 ≤ VOUT ≤ 0.93VIN, SSOP-16, SSOP-28
LT3845A 60V, Low IQ, Single Output Synchronous
Step-Down DC/DC Controller
Adjustable Fixed Frequency 100kHz to 500kHz
4V ≤ VIN ≤ 60V, 1.23 ≤ VOUT ≤ 36V, TSSOP-16E
LTC3824 60V, Low IQ, Step-Down DC/DC Controller, 100% Duty Cycle Selectable Fixed Frequency 200kHz to 600kHz
4V ≤ VIN ≤ 60V, 0.8V ≤ VOUT ≤ VIN, IQ = 40μA, MSOP-10E
15V to 100V Input Voltage to 12V/5A with Trickle Charger Start-Up
RELATED PARTS
TYPICAL APPLICATION
PGOOD
MODE/SYNC
PGOOD
VON
VRNG
ITH
SGND
UVIN
SHDN
VFB
SGND PGND
PGND
SS/TRACK
ION
PLL/LPF
CON
100pF
CSS
1000pF
VIN
15V TO 100V
VOUT
12V
5A
CC2
47pF
RC
200k
RFB2
1k
RFB1
14k
LTC3810
EXTVCC
TG
SW
SENSE
BG
BGRTN
SENSE+
DRVCC
INTVCC
NDRV
BOOST
3810 TA06
CB
0.1μF
CDRVCC
0.1μF
CVCC1
1μF
RUV2
28k
RUV1
470k
RON
261k
RNDRV
100k
DB
BAS19
M1
Si7456DP
M2
Si7456DP
CVCC2
22μF
D1
B1100
COUT1
270μF
16V COUT2
10μF
16V
L1
10μH
SHDN
1
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
21
20
19
18
17
16
15
CC1
5pF
CIN1
68μF
100V CIN2
1μF
100V