2
dc1786af
DEMO MANUAL DC1786A
QUICK START PROCEDURE
In summary, DC1786A features a turret for each and every
LTC2871 logic, interface and supply pin. In addition the
supply pins have banana jacks, and the control pins are
connected to jumper blocks to establish their states.
Components
Components on DC1495A are divided into four basic
groups:
R1-R9: 100Ω resistors included in series with the control
signal turrets to limit fault current arising from any ac-
cidental misconnections of the turrets or jumpers.
D1, D2, R11, R15: VCC and VL supply indicator LEDs and
current limiting resistors.
R12, R13, R14: 10k pull-ups to VL on DI and DIN1, DIN2.
C1-C5, L1: supply generation and bypassing components
for the LTC2871 (U1).
LTC2871 Operation
The LTC2871 contains two RS232 drivers, two RS232
receivers, one RS485 driver and one RS485 receiver.
The input(s) and output(s) of each of these elements is
separately available and can be interconnected with other
elements without conflict between abs max ratings or
loading in the disabled state.
The RS485 transceiver includes a special half-/full-duplex
switching feature. In full-duplex mode, the receiver inputs
are connected to the A and B pins, while the driver is
connected to Y and Z. In half-duplex mode, the receiver
inputs are moved to Y and Z so that there is no need to
jumper A-B to Y-Z when switching between half- and
full-duplex modes.
Lastly, RS485 terminations are included in the LTC2871.
The terminations can be engaged or disengaged as con-
trolled by a termination enable control line, TE485.
Jumpers
Jumper blocks are included to set the state of each control
pin to VL or GND. If the shorting jumper is set in the EXT
position, the control pin is connected to its associated
turret and external signalling may be applied. Failure
to select one of the three positions results in a floating
control pin. The turret is disconnected and there are no
internal or on-board pull-ups to establish the logic state
if the jumper block is open.
As shipped, jumpers on DC1786A are set to enable all
transmitters and receivers, with RS485 set to full duplex
with terminations enabled.
See the data sheet Pin Functions and Function tables for a
complete description of the control pin functions. A brief
summary is given here:
JP1, LB: Loopback Enable. A logic high loops driver input
signals immediately back to associated receiver outputs.
Loopback is interrupted when a receiver is disabled. Default
position low, loopback disabled.
JP2, H/F: RS485 Half-Duplex Select Input. A logic low
selects full-duplex operation where the RS485 receiver
responds to signals on the A and B pins. A logic high
selects half-duplex operation where the RS485 receiver
responds to signals on the Y and Z pins. Default position
low, full duplex enabled.
JP3, TE485: RS485 Termination Enable. A logic high
enables 120Ω terminations across A-B and Y-Z. Default
position high, RS485 terminations enabled.
JP4, CH2: RS232 Channel 2 Disable. A logic high disables
RS232 driver 2 and receiver 2, independent of RX232 and
DX232. Default position low, RS232 CH2 enabled.
JP5, RX485: RS485 Receiver Enable. A logic low enables
the RS485 receiver. Default position low, RS485 receiver
enabled.