LTC6801
1
Rev. D
For more information www.analog.com
APPLICATIONS
n Redundant Battery Monitor
n Hybrid Electric Vehicles
n Battery Backup Systems
n Power Systems Using Multiple Battery Cells
n Qualified for Automotive Applications
n Monitors Up to 12 Li-Ion Cells in Series (60V Max)
n Stackable Architecture Enables > 1000V Systems
n 1% Maximum Overvoltage Detection Level Error
n Adjustable Overvoltage and Undervoltage Detection
n Self Test Features Guarantee Accuracy
n Robust Fault Detection Using Differential Signals
n Simple Pin-Strapped Configuration Allows Battery
Monitoring without a Microcontroller
n 15.5ms to Monitor All Cells in a System
n Programmable Response Time
n Two Temperature Monitor Inputs
n Low Power Idle Mode
n 36-Lead SSOP Package
–40 20 95–10 50 110
125
5 80–25 35 65
TEMPERATURE (°C)
ERROR (%)
1.0
–0.8
0.8
0.4
0
–0.4
0.6
0.2
–0.2
–0.6
–1.0
6801 TA01b
V+ = 43.2V
OV = 4.116V
5 TYPICAL UNITS
BLOCK DIAGRAM
DESCRIPTION
Independent Multicell
Battery Stack Fault Monitor
The LTC
®
6801 is a multicell battery monitoring IC incor-
porating a 12-bit ADC, a precision voltage reference, sam-
pled comparator, and a high voltage input multiplexer. The
LTC6801 can monitor as many as 12 series connected
battery cells for overvoltage, undervoltage, and over-
temperature conditions, indicating whether the cells are
within specified parameters. The LTC6801 generates a
clock output when no fault conditions exist. Differential
clocking provides high noise immunity and ensures that
battery stack fault conditions cannot be hidden by frozen
bits or short circuit conditions.
Each LTC6801 can operate with a battery stack voltage up
to 60V and multiple LTC6801 devices can be stacked to
monitor each individual cell in a long battery string. When
multiple devices are stacked, the status signal of each
LTC6801 can be daisy-chained, without opto-couplers or
isolators, providing a single status output for the entire
battery string.
The LTC6801 is configurable by external pin strapping.
Adjustable overvoltage and undervoltage thresholds sup-
port various Li-Ion chemistries. Selectable measurement
times allow users to save power.
FEATURES
6801 TA01a
1
2
3
12
13
20
22
14
15 16
VREF
VTEMP1 VTEMP2
NTC
NTC
C1
C2
C11
C12
V+
V–
NEXT LOWER
CELL PACK
NEXT HIGHER
CELL PACK
12
MUX
“CELLS GOOD”
ENABLE
INPUT ISOLATION
CLOCK SIGNAL
INPUT ENABLES
THE LTC6801
CLOCK SIGNAL
OUTPUT INDICATES
SYSTEM “OK”
STATUS
OUTPUT
CONTROL
LOGIC
17
REFERENCE
LTC6801
ADC
0V Detection Level Error
All registered trademarks and trademarks are the property of their respective owners.
Document Feedback
LTC6801
2
Rev. D
For more information www.analog.com
PIN CONFIGURATIONABSOLUTE MAXIMUM RATINGS
Total Supply Voltage (V+ to V–) .................................60V
Input Voltage (Relative to V–)
C1 ............................................................ –0.3V to 9V
C12 ...........................................V+ –0.3V to V+ + 0.3V
All Other Pins (Not C Inputs) ................... –0.3V to 7V
Voltage Between Inputs
Cn to Cn-1* .............................................. –0.3V to 9V
C12 to C8 ............................................... –0.3V to 25V
C8 to C4 ................................................. –0.3V to 25V
C4 to V– ................................................. –0.3V to 25V
Operating Temperature Range
LTC6801I .............................................–40°C to 85°C
LTC6801H .......................................... –40°C to 125°C
Specified Temperature Range
LTC6801I .............................................–40°C to 85°C
LTC6801H .......................................... –40°C to 125°C
Junction Temperature ........................................... 150°C
Storage Temperature Range .................. –65°C to 150°C
*n = 2 to 12
(Note 1)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
TOP VIEW
G PACKAGE
36-LEAD PLASTIC SSOP
TJMAX = 150°C, θJA = 70°C/W
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
V+
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
C1
V–
V
TEMP1
V
TEMP2
VREF
VREG
OV1
OV0
UV1
UV0
HYST
CC1
CC0
SLT
SLTOK
DC
EOUT
EOUT
SIN
SIN
SOUT
SOUT
EIN
EIN
ORDER INFORMATION
TUBE TAPE AND REEL PART MARKING* PACKAGE DESCRIPTION SPECIFIED TEMPERATURE RANGE
LTC6801IG#PBF LTC6801IG#TRPBF LTC6801G 36-Lead Plastic SSOP –40°C to 85°C
LTC6801IG#3ZZPBF LTC6801IG#3ZZTRPBF LTC6801G 36-Lead Plastic SSOP –40°C to 85°C
LTC6801HG#PBF LTC6801HG#TRPBF LTC6801G 36-Lead Plastic SSOP –40°C to 125°C
LTC6801HG#3ZZPBF LTC6801HG#3ZZTRPBF LTC6801G 36-Lead Plastic SSOP –40°C to 125°C
Contact the factory for parts specified with wider operating temperature ranges.
Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.
Versions of the LTC6801 models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications.
These models are available with #WTRPBF, #WPBF or #ZZPBF suffix and are listed in ADI’s ARPL.
Note that these automotive models may have specifications that differ from the commercial models; therefore designers should review the Electrical
Characteristics section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact
your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for
thesemodels.
LTC6801
3
Rev. D
For more information www.analog.com
ELECTRICAL CHARACTERISTICS
The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C, V+ = 43.2V, V– = 0V unless otherwise noted.
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
DC Specifications
VERR Overvoltage (OV) or Undervoltage (UV)
Detection Level Error (Note 2)
2.106V ≤ VCELL ≤ 4.498V
2.106V ≤ VCELL ≤ 4.498V
1.531V ≤ VCELL < 2.106V
1.531V ≤ VCELL < 2.106V
VCELL = 0.766V
VCELL = 0.766V
l
l
l
–0.8
–1
–1
–1.3
–1.5
–2
0.8
1
1
1.3
1.5
2
%
%
%
%
%
%
VSSupply Voltage, V+ Relative to V–VERR Specifications Met l10 50 V
VCELL Cell Voltage Range Full Scale Voltage Range 5 V
VCM Common Mode Voltage Range Measured
Relative to V–VERR Specifications Met
Range of Inputs Cn, n = 3 to 11
Range of Input C2
Range of Input C1
l
l
l
1.8
1.2
0
5 • n
10
5
V
V
V
VTV Temperature Input Detection Level Error
(Relative to VREF/2) 10V < V+ < 50V l–13 17 mV
HYS UV/OV Detection Hysteresis Error
(Relative to Selected Value) 10V < V+ < 50V l–25 25 %
VREF Reference Pin Voltage VREF Pin Loaded With 100k to V–
l
3.043
3.038 3.058
3.058 3.073
3.078 V
V
Reference Voltage Temperature Coefficient 8 ppm/˚C
Reference Voltage Hysteresis 50 ppm
Reference Voltage Long Term Drift 60 ppm/√khr
VREG Regulator Pin Voltage 10V < VS < 50V, No Load
LTC6801IG
LTC6801HG
10V < VS < 50V, ILOAD = 4mA
LTC6801IG
LTC6801HG
l
l
l
l
4.5
4.5
4.1
4.1
5
5
4.8
4.8
5.5
5.7
V
V
V
V
Regulator Pin Short Circuit Current Limit l5 9 mA
IBInput Bias Current In/Out of Pins C1 Thru C12
When Measuring Cells During Self Test
When Measuring Cells
When Idle
l
–10
100
1
10
µA
µA
nA
IMSupply Current, Monitor Mode Current Into the V+ Pin While Monitoring
for UV and OV Conditions, FENA = 10kHz
Continuous Monitoring
Continuous Monitoring
Monitor Every 130ms (Note 3)
Monitor Every 500ms (Note 3)
l
l
l
600
500
110
50
750
750
200
100
1000
1100
320
160
µA
µA
µA
µA
IQS Supply Current, Idle Current into the V+ Pin When Idle, FENA = 0
LTC6801IG
LTC6801HG
l
l
23
20
23
20
30
30
30
30
42
45
42
48
µA
µA
µA
µA
LTC6801 Timing Specifications
TCYCLE Measurement Cycle Time DC = CC1 = CC0 = VREG l13 15.5 19 ms
FENA Valid EIN/EIN Frequency l2 40 kHz
TENA Valid EIN/EIN Period = 1/ FENA l25 500 µs
DCENA Valid EIN/EIN Duty Cycle FENA = 40kHz l40 60 %
LTC6801
4
Rev. D
For more information www.analog.com
ELECTRICAL CHARACTERISTICS
The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C, V+ = 43.2V, V– = 0V unless otherwise noted.
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
LTC6801 Single Ended Digital I/O Specifications (S LT , SLTOK Pins)
VIH Digital Input Voltage High S LT Pin l2 V
VIL Digital Input Voltage Low S LT Pin l0.5 V
VODL Digital Output Voltage Low, Open Drain S LT Pin, 10k to VREG l0.3 V
VOH Digital Output Voltage High SLTOK Pin, 10k to V–lVREG – 0.3 V
VOL Digital Output Voltage Low SLTOK Pin, 10k to VREG l0.3 V
IPU-ST Pull-Up Current S LT Pin l2.5 5 10 µA
LTC6801 Differential Digital Input Specifications (SIN/SIN, EIN/EIN Pins) (See Figure1)
VIDH Minimum Differential Input Voltage High Differential Voltage Applied Between SIN
and SIN or EIN and EIN
l1.7 V
VIDL Minimum Differential Input Voltage Low l–1.7 V
VIL Valid Input Voltage Low Low Side of Differential Signal, Ref. to V–l0 1.2 V
VIH Valid Input Voltage High High Side of Differential Signal, Ref. to V–l2.5 6 V
VDHYS Differential Input Hysteresis 1 V
VOPEN Open Circuit Voltage l2 2.5 3 V
RINCM Input Resistance, Common Mode l100 150 kΩ
RINDIFF Input Resistance, Differential Between SIN to SIN, EIN to EIN l200 300 kΩ
LTC6801 Differential Digital Output Specifications (SOUT/SOUT, EOUT/EOUT Pins)
VODH Digital Output Voltage High Output Pins Loaded With 100k to V–lVREG – 0.4 V
VODL Digital Output Voltage Low Output Pins Loaded With 100k to VREG l0.4 V
LTC6801 Three-Level Digital Input Specifications (OV0, OV1, UV0, UV1, HYST, DC, CC0 and CC1 Pins)
V3IH Three-Level Digital Input Voltage High lVREG – 0.3 V
V3IM Three-Level Digital Input Voltage Mid lVREF – 0.3 VREF + 0.3 V
V3IL Three-Level Digital Input Voltage Low l0.3 V
IPU Pull-Up Current Pins DC, CC0, CC1, UV0 and UV1 l0.5 1 2 µA
IPD Pull-Down Current Pins HYST, OV0 and OV1 l0.5 1 2 µA
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Figure1. Differential Input Specifications
6801 F01
V
– = 0V
EIN
EIN
VIDH
(VALID HIGH WHEN
EIN – EIN ≥ VIDH)
MAX, VIH TENA MIN, VIH
MAX, VIL
VIDL
(VALID LOW WHEN EIN – EIN ≤ VIDL)
Note 2: VCELL refers to the voltage applied across the following pin
combinations: Cn to Cn – 1 for n = 2 to 12, C1 to V–.
Note 3: Guaranteed by continuous monitoring supply current
specifications, not subject to test.
LTC6801
5
Rev. D
For more information www.analog.com
V+ (V)
10
I
SUPPLY
(µA)
800
620
780
740
700
660
760
720
680
640
600
6801 G01
60
5020 4030
DC PIN TIED TO VREG
fENA = 10kHz
–40°C
25°C
85°C
TYPICAL PERFORMANCE CHARACTERISTICS
Supply Current, Monitor Mode Supply Current, Monitor Mode Supply Current, Idle Mode
Supply Current, Monitor Mode Supply Current, Monitor Mode Supply Current, Idle Mode
UV Detection Level Error 0V Detection Level Error Supply Current
V+ (V)
10
I
SUPPLY
(µA)
250
200
150
100
50
0
6801 G02
60
5020 4030
CC1 = CC0 = VREG
fENA = 10kHz
DC PIN = V–
DC PIN = VREF
85°C
25°C
–40°C
V+ (V)
10
I
SUPPLY
(µA)
40
5
35
25
15
30
20
10
0
6801 G03
605020 4030
–40°C
25°C
85°C
–40 20 95–10 50 110
125
5 80–25 35 65
TEMPERATURE (°C)
I
SUPPLY
(µA)
800
620
780
740
700
660
760
720
680
640
600
6801 G04
DC PIN TIED TO VREG
fENA = 10kHz V+ = 60V
V+ = 35V
V+ = 10V
–40 20 95–10 50 110
125
5 80–25 35 65
TEMPERATURE (°C)
I
SUPPLY
(µA)
250
200
150
100
50
0
6801 G05
CC1 = CC0 = VREG
fENA = 10kHz
DC PIN = V–
DC PIN = VREF
V+ = 60V
V+ = 35V
V+ = 10V
40
5
35
25
15
30
20
10
0
–40 20 95–10 50 110
125
5 80–25 35 65
TEMPERATURE (°C)
I
SUPPLY
(µA)
6801 G06
V+ = 60V
V+ = 35V
V+ = 10V
–40 20 95–10 50 110
5 80–25 35 65
TEMPERATURE (°C)
–0.8
0.8
0.4
0
–0.4
0.6
0.2
–0.2
–0.6
–1.0
V+ = 43.2V
UV = 2.106V
5 TYPICAL UNITS
–40 20 95–10 50 110
5 80–25 35 65
TEMPERATURE (°C)
–0.8
0.8
0.4
0
–0.4
0.6
0.2
–0.2
–0.6
–1.0
V+ = 43.2V
OV = 4.116V
5 TYPICAL UNITS
1 10
100
fENA (kHz)
I
SUPPLY
(µA)
800
620
780
740
700
660
760
720
680
640
600
6801 G09
V+ = 43.2V
CONTINUOUS MEAS MODE
–40°C
25°C
85°C
LTC6801
6
Rev. D
For more information www.analog.com
17.0
16.5
15.5
14.5
16.0
15.0
14.0
–40 20 95–10 50 110
125
5 80–25 35 65
TEMPERATURE (°C)
MEASUREMENT CYCLE TIME (ms)
6801 G11
V+ = 60V
V+ = 10V
CONTINUOUS MEAS MODE
CC1 = CC0 = VREG
EXTERNAL SERIES RESISTANCE, RS (kΩ)
0
ERROR RELATIVE TO R
S
= 0 (%)
4.0
0.5
3.5
2.5
1.5
3.0
2.0
1.0
0
6801 G10
10
82 64
–40°C
RS IN SERIES WITH Cn AND Cn-1
10nF FROM Cn, Cn-1 TO V–
85°C
25°C
TYPICAL PERFORMANCE CHARACTERISTICS
VREF Load Regulation
Cell Input Bias Current, Idle Mode
Cell Voltage Measurement
Hysteresis VREF Line Regulation
UV/OV Detection Level Error Measurement Cycle Time
Cell Input Bias Current when
Measuring
VREF Output Voltage VREG Line Regulation
CELL VOLTAGE (V)
0
SOUT CLOCK FREQUENCY (kHz)
12
10
6
2
8
4
0
–2
6801 G14
5
41 32
UNDERVOLTAGE
DETECTED
OVERVOLTAGE DETECTED
UV THRESHOLD = 2.106V
OV THRESHOLD = 4.116V
HYST = VREG
8.0
7.5
6.5
4.5
7.0
6.0
4.0
5.5
5.0
–40 20 95–10 50 110 1255 80–25 35 65
TEMPERATURE (°C)
C PIN BIAS CURRENT (µA)
6801 G12
CELL INPUT = 3.6V
50
40
20
30
10
–10
0
–40 20 95–10 50 110
125
5 80–25 35 65
TEMPERATURE (°C)
C PIN BIAS CURRENT (nA)
6801 G13
CELL INPUT = 3.6V
C2 TO C11 VTEMP1, VTEMP2
C12
C1
V+ (V)
10
V
REF
(V)
3.070
3.065
3.060
3.055
3.050
6801 G15
60
5020 4030
NO LOAD
–40°C
85°C
25°C
–40 20 95–10 50 110
125
5 80–25 35 65
TEMPERATURE (°C)
V
REF
(V)
3.070
3.065
3.060
3.055
3.050
6801 G16
NO LOAD
5 TYPICAL UNITS
V+ (V)
10
V
REG
(V)
5.5
5.4
5.3
5.2
5.1
5.0
4.9
4.8
4.7
4.6
4.5
6801 G17
60
5020 4030
IDLE MODE
NO LOAD
–40°C
25°C
85°C
0 100 200
300
50 150 250
ILOAD (µA)
V
REF
(V)
3.070
3.065
3.060
3.055
3.050
6801 G20
–40°C
85°C
25°C
LTC6801
7
Rev. D
For more information www.analog.com
Status Output Operating at 10kHz
UV/OV Detection Level Thermal
Hysteresis
UV/OV Detection Level Thermal
Hysteresis
VREG Load Regulation VREG Output Voltage
TYPICAL PERFORMANCE CHARACTERISTICS
VREG Line Regulation
6801 G22
2V/DIV
20µs/DIV
100k LOAD TO V
–
SOUT
SOUT
V+ (V)
10
V
REG
(V)
5.5
5.4
5.3
5.2
5.1
5.0
4.9
4.8
4.7
4.6
4.5
6801 G18
60
5020 4030
IDLE MODE
4mA LOAD TO V–
–40°C
25°C
85°C
0
10
82 64
ILOAD (mA)
V
REG
(V)
5.5
5.0
4.5
4.0
6801 G19
IDLE MODE
V+ = 60V
V+ = 10V
85°C
25°C
–40°C
–40 20 95–10 50 110 1255 80–25 35 65
TEMPERATURE (°C)
V
REG
(V)
5.5
5.4
5.3
5.2
5.1
5.0
4.9
4.8
4.7
4.6
4.5
6801 G21
IDLE MODE
NO LOAD
4mA LOAD
V+ = 60V
V+ = 35V
V+ = 10V
–100 150–50 50
200
0 100
CHANGE IN DETECTION LEVEL (ppm)
NUMBER OF UNITS
16
14
12
10
8
6
4
2
0
6801 G23
TA = 85°C TO 25°C
–100 150–50 50
200
0 100
CHANGE IN DETECTION LEVEL (ppm)
NUMBER OF UNITS
20
18
16
14
12
10
8
6
4
2
0
6801 G24
TA = –40°C TO 25°C
LTC6801
8
Rev. D
For more information www.analog.com
PIN FUNCTIONS
V+ (Pin 1): Supply Voltage. Tied to the most positive
potential in the battery stack. For example, the same
potential as C12 when measuring a stack of 12 cells, or
the same potential as C7 when measuring a stack of 7
cells.
C12, C11, … C1 (Pin 2 to Pin 13): Cell Voltage Inputs.
Up to 12 cells can be monitored. The lowest potential
is tied to V–. The next lowest potential is tied to C1 and
so forth. Due to internal overvoltage protection, each
C input must be tied to a potential equal to or greater
than the next lower numbered C input. See the figures
in the Applications Information section for more details
on connecting batteries to the LTC6801. See Electrical
Characteristics table for voltage range and input bias
current requirements.
V– (Pin 14): Tied to the most negative cell potential (bot-
tom of monitored cell stack).
V
TEMP1
, V
TEMP2
(Pin 15, Pin 16): Temperature Sensor
Inputs. The ADC will measure the voltages on VTEMP1
and VTEMP2 relative to V–. The ADC measurements are
referenced to the V
REF
pin voltage. Therefore a simple
thermistor and resistor combination connected to the
VREF pin can be used to monitor temperature. These pins
have a fixed undervoltage threshold equal to one half VREF.
A filtering capacitor to V– is recommended. Temperature
sensor input pins may be tied to VREF to disable.
VREF (Pin 17): Reference Output, Nominally 3.058V.
Re-quires a 1µF bypass capacitor to V–. The VREF pin can
drive a 100k resistive load connected to V
–
. V
REF
must
be buffered with an LT6003 amplifier, or similar device to
drive heavier loads. VREF becomes high impedance when
the IC is disabled or idle between monitoring events.
VREG (Pin 18): Regulator Output, Nominally 5V. Requires
a 1µF bypass capacitor to V–. The VREG pin is capable of
supplying up to 4mA to an external load and is continually
enabled.
EIN, EIN (Pin 19, Pin 20): Differential Enable Input. A
clock signal greater than 2kHz will enable the LTC6801.
For operation with a single-ended enable signal (up to
10kHz), drive EIN and connect a 1nF capacitor from EIN
to V–.
SOUT, SOUT (Pin 21, Pin 22): Differential Status Output.
Swings V
–
to V
REG
. This output will toggle at the same
frequency as EIN/EIN when a valid signal is detected at SIN/
SIN and the battery stack being monitored is within spec-
ified parameters, otherwise SOUT is low and SOUT high.
SIN, SIN (Pin 23, Pin 24): Differential status input from
the IC above. To indicate that the stack is good, SIN must
be the same frequency and phase as EIN. See applications
circuits for interfacing SIN to the SOUT above.
EOUT, EOUT (Pin 25, Pin 26): A Buffered Version of EIN/
EIN. Swings V– to VREG. Must be capacitively coupled to
the EIN/EIN inputs of the next higher voltage LTC6801 in a
stack, or looped to SIN/SIN of the same chip (pins 23, 24).
DC (Pin 27): Duty Cycle Three-Level Input. This pin may
be tied to VREG, VREF or V–. The DC pin selects the duty
cycle of the monitoring function and has an internal
pull-up to VREG. See Table3.
SLTOK (Pin 28): Self Test Logic Output. SLTOK is held
HIGH (V
REG
voltage) upon reset or successful comple-
tion of a self test cycle. A LOW output level (V– voltage)
indicates the last self test cycle failed.
S LT (Pin 29): Self Test Open Collector Input/Output.
S LT initiates a self test cycle when it is pulled low exter-
nally. When a high to low transition is detected, the next
scheduled measurement cycle will be a self test cycle. S LT
indicates a self test cycle is in progress when pulled low
internally. A self test is automatically initiated after 1024
measurement cycles. This pin has an internal pull-up to
VREG.
CC0, CC1 (Pin 30, Pin 31): Cell Count Three-Level Inputs.
These pins may be tied to VREG, VREF or V–. CC1 and CC0
select the number of cells attached to the device and each
pin has an internal pull-up to VREG. See Table5.
LTC6801
9
Rev. D
For more information www.analog.com
PIN FUNCTIONS
HYST (Pin 32): Hysteresis Three-Level Input. This pin
may be tied to V
REG
, V
REF
or V
–
. HYST selects the amount
of hysteresis applied to the undervoltage and overvoltage
threshold settings and has an internal pull-down to V–.
See Table4.
UV0, UV1 (Pin 33, Pin 34): Undervoltage Three-Level
Inputs. These pins may be tied to VREG, VREF or V–. UV1
and UV0 select the undervoltage threshold and each pin
has an internal pull-up to VREG. See Table2.
OV0, OV1 (Pin 35, Pin 36): Overvoltage Three-Level
Inputs. These pins may be tied to VREG, VREF or V–. OV1
and OV0 select the overvoltage threshold and each pin
has an internal pull-down to V–. See Table1.
Table1. Overvoltage Inputs
OV1 OV0 OVERVOLTAGE THRESHOLD (V)
VREG VREG 4.498
VREG VREF 4.403
VREG V–4.307
VREF VREG 4.211
VREF VREF 4.116
VREF V–4.020
V–VREG 3.924
V–VREF 3.828
V–V–3.733
Table2. Undervoltage Inputs
UV1 UV0 UNDERVOLTAGE THRESHOLD (V)
VREG VREG 2.871
VREG VREF 2.680
VREG V–2.489
VREF VREG 2.297
VREF VREF 2.106
VREF V–1.914
V–VREG 1.723
V–VREF 1.531
V–V–0.766
Table3. Duty Cycle Select
DC NOMINAL CYCLE TIME*
VREG 15.5ms
VREF Approximately 130ms
V–Approximately 500ms
*Cycle time based on LTC6801 measuring 12 cells and 2 temperatures.
Table4. Hysteresis Select
HYST UV HYSTERESIS* OV HYSTERESIS
VREG 500mV 200mV
VREF 250mV 100mV
V–0mV 0mV
*UV hysteresis is disabled when the undervoltage threshold is set to 0.766V.
Table5. Cell Count Select
CC1 CC0 CELL COUNT
VREG VREG 12
VREG VREF 11
VREG V–10
VREF VREG 9
VREF VREF 8
VREF V–7
V–VREG 6
V–VREF 5
V–V–4
LTC6801
10
Rev. D
For more information www.analog.com
BLOCK DIAGRAM
6801 BD
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
C1
V+
REGULATOR
DIGITAL
COMPARATORS
SELF TEST
REFERENCE
(REF2)
REFERENCE
12
+
–
–
+
+
–
+
–
V–
MUX
VREG
VTEMP1 VTEMP2 VREF OV0 OV1 UV0 UV1
HYST
CC1
CC0
DC
S LT
SLTOK
EIN
EIN
EOUT
EOUT
SIN
SIN
SOUT
SOUT
DECODER
UV/OV
FLAGS AND
CONTROL
LOGIC
“GOOD”
ADC
The LTC6801 measures between 4 and 12 cell volt-
ages and 2 temperature inputs. If all measurements are
within an acceptable window, the LTC6801 will produce
a differential clock output signal (SOUT, SOUT). If any of
the channels exceed user set upper and lower thresholds,
a logic low signal is produced at SOUT.
LTC6801
11
Rev. D
For more information www.analog.com
BLOCK DIAGRAM OF ENABLE IN/OUT AND STATUS IN/OUT
THE FREQUENCY MATCH
DETECT OUTPUT GOES
HIGH WHEN SIN AND EIN
ARE THE SAME FREQUENCY
SOUT IS ACTIVE WHEN
1) EIN IS ACTIVE
2) SIN AND EIN ARE THE SAME FREQUENCY
3) ALL READINGS ARE “GOOD”
THE SIGNAL IS
HIGH WHEN
ALL READINGS
ARE “GOOD”
THE CLK DETECT
OUTPUT GOES
HIGH WHEN EIN IS
2kHz TO 40kHz
6801 BDa
VREG
VREG
–
+
VREG
VREG
FREQUENCY
MATCH
DETECT
CLK
DETECT
–
+
EOUT
SIN
300k
300k
300k
300k
300k
300k
300k
300k
EIN
SOUT
EIN
SIN
SOUT
EOUT
LTC6801
12
Rev. D
For more information www.analog.com
OVERVIEW
The LTC6801 is designed as an easy to implement, low-
cost battery stack monitor that provides a simple indica-
tion of correct battery stack operation without requiring
a microcontroller interface. For battery stack monitoring
with cell voltage read back and discharge circuitry, refer
to the LTC6802 battery stack monitor data sheet.
The LTC6801 contains a 12-bit ADC, a precision volt-
age reference, sampled comparator, high voltage multi-
plexer and timer/sequencer. During normal operation, the
sequencer multiplexes the ADC inputs between each of
the channel input pins in turn, performing a single com-
parison to the undervoltage and overvoltage thresholds.
The VTEMP inputs are also monitored for an undervoltage
at a fixed threshold of VREF/2.
The presence of a status output clock indicates the system
is “OK”. Because the status output is dynamic, it cannot
get stuck in the “OK” state.
STACKED OPERATION
Each LTC6801 monitors a group of up to 12 series con-
nected cells. Groups of cells can be connected in series
or parallel to form a large battery pack. The LTC6801s can
be daisy chained with simple capacitive or transformer
coupling. This allows every cell in a large battery pack
to be monitored with a single signal. Figure2 illustrates
monitoring of 36 series connected cells.
To cancel systematic duty cycle distortion through the
clock buffers, it is recommended that the clock lines are
cross-coupled (EOUT goes to EIN etc.) as they route up
and down the stack as shown in Figure2.
APPLICATIONS INFORMATION
INDEPENDENT OPERATION
Figure3 shows how three groups of 12 cells can be mon-
itored independently.
REGULATED OUTPUTS
A regulated voltage is provided at the V
REG
pin, biased
from the battery stack. The V
REG
pin can supply up to 4mA
at 5V and may be used to power small external circuits.
The regulated output remains at 5V continually, as long
as the total stack voltage is between 10V and 50V.
A low current, precision reference voltage is provided at
the VREF pin, which can drive loads of greater than 100k.
The VREF output is high impedance when the LTC6801
is idle.
Both the V
REG
and V
REF
pins must be bypassed to V
–
with
a 1µF capacitor.
CONTROL INPUTS
The LTC6801 thresholds are controlled by the UV1, UV0,
OV1 and OV0 pins. These pins are designed to be tied
directly to VREG, VREF or V– in order to set the comparison
thresholds for all channels simultaneously. The pins are
not designed to be variable. In particular, changes made
to the pins while the chip is not in idle mode may result in
unpredictable behavior. See Table1 and Table2 for setting
and threshold information.
LTC6801
13
Rev. D
For more information www.analog.com
APPLICATIONS INFORMATION
ENABLE INPUTS
In order to support stacked operation, the LTC6801 is
enabled through a differential signal chain encompassing
the EIN/EIN, EOUT/EOUT, and SIN/SIN pins.
The LTC6801 will be enabled if a differential square wave
with a frequency between 2kHz and 40kHz is applied at
EIN/EIN. Otherwise, the LTC6801 will default to a low
power idle mode.
If the differential signal at SIN/SIN is not equal in fre-
quency to the differential signal output at EOUT/EOUT,
the LTC6801 will be enabled but SOUT will be held at 0V
and SOUT will be held at VREG.
For the simplest operation in a single chip configuration,
EOUT should be connected directly to SIN and EOUT
should be connected directly to SIN, and a square wave
with a frequency between 2kHz and 40kHz should be
applied differentially to EIN and EIN. For enable clock fre-
quencies up to 10kHz, a single-ended square wave with
a 5V swing may be used at EIN while a 1nF capacitor is
connected from EIN to V–.
STATUS OUTPUT
If the chip is properly enabled (EIN/EIN, SIN/SIN are the
same frequency), all cells are within the undervoltage
and overvoltage thresholds, and the voltage at V
TEMP1
and VTEMP2 is over one half VREF, the differential output
at SOUT/SOUT will toggle at the same frequency and in
phase with the signal at EIN/EIN. Otherwise, SOUT will be
low and SOUT will be high.
The maximum delay between when a bad cell voltage
occurs and when it is detected depends on the measure-
ment duty cycle setting. The SOUT clock turns on or off
at the end of each measurement cycle. Figure4 shows the
maximum detection delay in continuous monitor mode
(DC pin tied to VREG).
Note: If an internal self test occurs immediately after the
fault, the maximum detection delay will be increased by
an additional measurement cycle time.
FAULT PROTECTION
Overview
Care should always be taken when using high energy
sources such as batteries. There are countless ways that
systems can be [mis-]configured during the assembly
and service procedures that can impact a battery’s long
term performance. Table6 shows various situations to
consider when planning protection circuitry.
Battery Interconnection Integrity
Please note: The last condition shown in the FMEA table
could cause catastrophic IC failures. In this case, the bat-
tery string integrity is lost within a cell group monitored by
an LTC6801. This condition could place excessive stress
on certain cell input signal clamp-diodes and probably
lead to IC failure. If this scenario seems at all likely in a
particular application, series fuses and parallel Schottky
diodes should be connected as shown in Figure5 to limit
LTC6801
14
Rev. D
For more information www.analog.com
APPLICATIONS INFORMATION
Figure2. Serial Connection of Status Lines for Multiple
LTC6801s on the Same PCB (Simplified Schematic, Not All
Components Shown)
TOP OF
STACK
BOTTOM
OF STACK
CLOCK OUT
WHEN ALL
CELLS GOOD
USER SUPPLIED
CLOCK IN
OV1
OV0
UV1
UV0
HYST
CC1
CC0
SLT
SLTOK
DC
EOUT
EOUT
SIN
SIN
SOUT
SOUT
EIN
EIN
LTC6801
6801 F02
V+
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
C1
V–
VTEMP1
VTEMP2
VREF
VREG
OV1
OV0
UV1
UV0
HYST
CC1
CC0
SLT
SLTOK
DC
EOUT
EOUT
SIN
SIN
SOUT
SOUT
EIN
EIN
LTC6801
V+
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
C1
V–
VTEMP1
VTEMP2
VREF
VREG
OV1
OV0
UV1
UV0
HYST
CC1
CC0
SLT
SLTOK
DC
EOUT
EOUT
SIN
SIN
SOUT
SOUT
EIN
EIN
LTC6801
V+
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
C1
V–
VTEMP1
VTEMP2
VREF
VREG
Figure3. Independent Status Lines for Multiple LTC6801s on the
Same PCB (Simplified Schematic, Not All Components Shown)
TOP OF
STACK
BOTTOM
OF STACK
ALL CLOCKS
OUT WHEN ALL
CELLS GOOD
PROGRAMMED CONDITIONS:
CONTINUOUS MONITOR MODE
OV = 4.116V
UV = 2.106V
HYST = 250mV (UV), 100mV (OV)
CC = 12
USER SUPPLIED
CLOCK IN
OV1
OV0
UV1
UV0
HYST
CC1
CC0
SLT
SLTOK
DC
EOUT
EOUT
SIN
SIN
SOUT
SOUT
EIN
EIN
LTC6801
6801 F03
V+
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
C1
V–
VTEMP1
VTEMP2
VREF
VREG
OV1
OV0
UV1
UV0
HYST
CC1
CC0
SLT
SLTOK
DC
EOUT
EOUT
SIN
SIN
SOUT
SOUT
EIN
EIN
LTC6801
V+
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
C1
V–
VTEMP1
VTEMP2
VREF
VREG
OV1
OV0
UV1
UV0
HYST
CC1
CC0
SLT
SLTOK
DC
EOUT
EOUT
SIN
SIN
SOUT
SOUT
EIN
EIN
LTC6801
V+
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
C1
V–
VTEMP1
VTEMP2
VREF
VREG
LTC6801
15
Rev. D
For more information www.analog.com
APPLICATIONS INFORMATION
Figure4. Cell UV/OV Detection Delay in Continuous Monitor Mode
C1 C2 C3 C4 C5 C6 C7
COMPLETE MEASUREMENT CYCLE 15.4 ms
(~1.1ms PER CELL)
SOUT STATUS
UPDATED
C8 C9 C10 C11 C12 T1 T2 C1 C2
6801 F04
C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 T1 T2 C1 C2 C3
WORST CASE ERROR DETECTION
DELAY ~29.7ms
NOTE: SOUT IS NOT TO SCALE
SEE ELECTRICAL TABLE FOR MIN/MAX SPECIFICATIONS
ALL
CELLS
GOOD
EXAMPLES
SOUT
SOUT
REMAINS
ACTIVE
(SINCE NOTHING
ABNORMAL HAS
BEEN DETECTED YET)
LTC6801 READS
A BAD VOLTAGE
ON CELL 1
SOUT STOPS
AT END OF
MEASUREMENT
CYCLE
CELL 1 GOES BAD
IMMEDIATELY
AFTER IT IS READ
SOUT STATUS
UPDATED
LTC6801
16
Rev. D
For more information www.analog.com
Table6. Failure Mechanism Effect Analysis (FMEA)
SCENARIO EFFECT DESIGN MITIGATION
Cell input open-circuit (random) Power-up sequence at IC inputs Clamp diodes at each pin to V+ & V– (within IC)
provide alternate PowerPath.
Cell input open-circuit (random) Differential input voltage overstress Zener diodes across each cell voltage input pair
(within IC) limit stress.
Top cell input connection loss (V+) Power will come from highest connected cell
input
Clamp diodes at each pin to V+ and V– (within
IC) provide alternate PowerPath. Error condition
will be indicated by all upstream and downstream
units (no clock on SOUT/ SOUT).
Bottom cell input connection loss (V–) Power will come from lowest connected cell input Clamp diodes at each pin to V+ and V– (within
IC) provide alternate PowerPath. Error condition
will be indicated by all upstream and downstream
units (no clock on SOUT/ SOUT).
Power input disconnection
(amongst stacked units)
Loss of supply connections Clamp diodes at each pin to V+ and V– (within
IC) provide alternate PowerPath. Error condition
will be indicated by all upstream and downstream
units (no clock on SOUT/ SOUT).
Status link disconnection
(between stacked units)
Break of “daisy chain” communication
(no stress to ICs)
Daisy chain will be broken and error condition
will be indicated by all upstream and downstream
units (no clock on SOUT/ SOUT).
Short between any two configuration inputs Power supplies connected to pins will be shorted If VREF or VREG is shorted to V–, supply will
be removed from internal circuitry and error
condition will be indicated by all upstream and
downstream units (no clock on SOUT/ SOUT). If
VREF is shorted to VREG, a self test error will be
flagged.
Open connection on configuration input Control input will be pulled towards positive or
negative potential depending on pin
Control input will be pulled to a more stringent
condition (larger number of channels, higher UV
threshold, lower OV threshold, shorter duty cycle,
etc. ensuring either more stringent monitoring or
error condition will be indicated by all upstream
and downstream units (no clock on SOUT/
SOUT).
Cell-pack integrity, break between stacked units Daisy-chain voltage reversal up to full stack
potential
Full stack potential may appear across status/
enable isolation devices, but will not be seen by
the IC. isolation capacitors should therefore be
rated to withstand the full stack potential.
Cell-pack integrity, break within stacked unit Cell input reverse overstress Add battery tap fuses and Schottky diodes in
parallel with the cell inputs to limit stress on
IC. Diode and connections must handle current
sufficient to open fuse
APPLICATIONS INFORMATION
LTC6801
17
Rev. D
For more information www.analog.com
6801 F06
LTC6801
S LT
HYST
UV0
CC1
CC0
SLTOK
DC
C1
C2
C3
C4
C5
C6
C7
OV0
VREF
VTEMP2
VREG
OV1
UV1
EIN
SOUT
SOUT
EIN
VTEMP1
EOUT
EOUT
SIN
SIN
C8
C9
C10
C11
C12
V+
ZCLAMP
ZCLAMP
ZCLAMP
V–
APPLICATIONS INFORMATION
Figure5. Using Fuses and Diodes for Cell Input
Protection (One Cell Connection Shown)
6801 F05
PROTECT
AGAINST
BREAKS
HERE
Cn
Cn – 1
stress on the IC inputs. The diodes used in this situation
need current ratings sufficient to open the protective fuse
in the battery tap signal.
Internal Protection Structure
The LTC6801 incorporates a number of protective struc-
tures, including parasitic diodes, Zener-like overvoltage
suppressors, and other internal features that provide
protection against ESD and certain overstress conditions
that could arise in practice. Figure6 shows a simplified
internal schematic that indicates the significant protec-
tive structures and their connectivity. The various diodes
indicate the approximate current versus voltage charac-
teristics that are intrinsic to the part, which is useful in
analyzing responses to certain external stresses, such as
during a hot-start scenario.
SELF TEST CIRCUITRY
The LTC6801 has internal circuitry that performs a peri-
odic self test of all measurement functions. The LTC6801
self test circuitry is intended to prevent undetectable
failure modes. Accuracy and functionality of the voltage
reference and comparator are verified, as well as function-
ality of the high voltage multiplexer and ADC decimation Figure6. Internal Protection Structures
LTC6801
18
Rev. D
For more information www.analog.com
filter. Additionally, open connections on the cell input pins
C1 to C11 are detected (Open connections on V– or C12/
V+ will cause an undervoltage failure during the normal
measurement cycle).
Self Test Pins
The S LT pin is used to initiate a self test. It is configured
as an open collector input/output. The pin should be nor-
mally tied to VREG with a resistor greater than or equal to
100k or floated. The pin may be pulled low at any time to
initiate a self test cycle.
The device will automatically initiate a self test if S LT
has not been externally activated for 1024 measurement
cycles, and pull down the S LT pin internally to indicate
that it is in self test mode.
The SLTOK pin is a simple logic output. If the previous self
test failed the output is held low, otherwise the output will
be high. The SLTOK pin is high upon power-up. The SLTOK
output can be connected to a microcontroller through an
isolation path.
The LTC6801 status output will remain active while the
SLTOK pin is low. The LTC6801 will continue to monitor
cells if the self test fails. If the next self test passes, the
SLTOK output returns high.
Reference and Comparator Verification
A secondary internal bandgap voltage reference (REF2)
is included in the LTC6801 to aid in verification of the
reference and comparator. During the self test cycle, the
comparator and main reference are used to measure the
REF2 voltage.
To verify the comparator functionality, the upper and
lower thresholds are first set in a close window around
the expected REF2 voltage and the comparator output is
verified. Then the upper threshold is set below the REF2
voltage and the comparator output is verified again. Lastly,
the lower threshold is set above the REF2 voltage and the
comparator output is verified a third time.
The self test guarantees that VREF is within 5% of the
specified nominal value. Also, this test guarantees the
analog portion of the ADC is working.
High Voltage Multiplexer Verification
The most dangerous failure mode of the high voltage
multiplexer would be a stuck bit condition in the address
decoder. Such a fault would cause some channels to be
measured repeatedly while other channels are skipped.
A skipped channel could mean a bad cell reading is not
detectable. Other multiplexer failures, like the simultane-
ous selection of multiple channels, or shorts in the signal
path, would result in an undervoltage or overvoltage con
-
dition on at least one of the channels.
The LTC6801 incorporates circuitry to ensure that
all requested channels are measured during each
measurement cycle and none are skipped. If a channel
is skipped, an error is flagged during the self test cycle.
ADC Decimation Filter Verification
The ADC decimation filter test verifies that the digital cir-
cuits in the ADC are working, i.e. there are no stuck bits
in the ADC output register. During each self test cycle,
the LTC6801 feeds two test waveforms into the ADC.
The internally generated waveforms were designed to
generate complementary zebra patterns (alternating 0’s
and 1’s) at the ADC output. If either of the waveforms
APPLICATIONS INFORMATION
LTC6801
19
Rev. D
For more information www.analog.com
APPLICATIONS INFORMATION
generates an incorrect output value, an error is flagged
during the self test cycle.
Open Cell Connection Detection
The open connection detection algorithm ensures that an
open circuit is not misinterpreted as a valid cell reading.
In the absence of external noise filtering, the input resis-
tance of the ADC will cause open wires to produce a near
zero reading. This reading will cause an undervoltage
failure during the normal measurement cycle.
Some applications may include external noise filtering to
improve the quality of the voltage comparisons. When
an RC network is used to filter noise, an open wire may
not produce a zero reading because the comparator input
resistance is too large to discharge the capacitors on the
input pin. Charge may build up on the open pin during
successive measurement cycles to the extent that it could
indicate a valid cell voltage reading.
During each self test cycle, the LTC6801 will sink 100µA
to V– from each side of the cell being measured. The
undervoltage threshold is not checked during the self test
because the 100µA pull-down current would cause false
failures in some cases. If an input is open, this current will
discharge any filtering capacitors and cause the input to
float down to approximately 0.7V below the next lower cell
input. In most cases, the cell voltage of the cell above the
open input will exceed the overvoltage threshold and flag
a self test error. During the normal measurement cycle,
the LTC6801 will sink 1µA to V– from each side of the cell
being measured. If the cell voltages are low enough that
an open wire is not detected as an overvoltage during
self test, this current will cause the cell input to settle to
a voltage low enough to trigger an undervoltage condition
during the normal measurement cycle.
Note, an open cell connection may not be detected when
the UV = 0.766V setting is used. For all other UV settings,
an open cell connection will result in either a self test error
or no SOUT clock.
Using The LTC6801 with Other Battery Monitors
When used in combination with an LTC6802-1, it is
possible to check the LTC6801 self test result via the
LTC6802-1 and its isolated SPI. As shown in Figure7, the
SLTOK output is tied to the GPIO2 pin on the LTC6802-1.
SLTOK will remain high as long as it is passing the self
test. A self test will occur automatically every 1024 mea-
surement cycles (17 seconds to 9 minutes, depending
on measurement duty cycle). A self test can be initiated
by a falling edge on S LT , via the LTC6802-1 GPIO1 line.
A self test will start after the current measurement cycle
Figure7. Interconnection of an LTC6802-1 and LTC6801 for Self Test.
CSBO
SDOI
SCKO
V+
C12
S12
C11
S11
C10
S10
C9
S9
C8
S8
C7
S7
C6
S6
C5
S5
C4
S4
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
C1
CSBI
SDO
SDI
SCKI
VMODE
GPIO2
GPIO1
WDTB
MMB
TOS
VREG
VREF
VTEMP2
VTEMP1
NC
V–
S1
C1
S2
C2
S3
C3
LTC6802-1
6801 F07
V+
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
C1
V–
VTEMP1
VTEMP2
VREF
VREG
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
C1
OV1
OV0
UV1
UV0
HYST
CC1
CC0
SLT
SLTOK
DC
EOUT
EOUT
SIN
SIN
SOUT
SOUT
EIN
EIN
LTC6801
IN
OUT
1µF
1M
1µF
100k
VREF
CMPD6263
LTC6801
20
Rev. D
For more information www.analog.com
2.2k
10k
NTC
B = 3380
10k
NTC
B = 3380
2.2k
0.5µF
V+
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
C1
V–
VTEMP1
VTEMP2
VREF
VREG
OV1
OV0
UV1
UV0
HYST
CC1
CC0
SLT
SLTOK
DC
EOUT
EOUT
SIN
SIN
SOUT
SOUT
EIN
EIN
LTC6801
6801 F10
0.5µF
+
–
LT6003
APPLICATIONS INFORMATION
is complete, and the SLTOK status will be valid when the
self test completes. The worst case delay before SLTOK is
valid in continuous monitor mode is approximately 15ms
for the current cycle to complete plus 17ms for the self
test to complete.
The 6802-1 can measure the LTC6801 reference, which
will independently test the analog circuitry of the LTC6802.
CELL-VOLTAGE FILTERING
The LTC6801 employs a sampling system to perform its
analog-to-digital conversions and provides a conversion
result that is essentially an average over the 0.5ms con-
version window. If there is significant noise at frequen-
cies near 500kHz there may be aliasing in the delta-sigma
modulator. A lowpass filter with 30dB attenuation at
500kHz may be beneficial. Since the delta-sigma integra-
tion bandwidth is about 1kHz, the filter corner need not
be lower than this to assure accurate conversions.
Figure10. Buffering VREF for Higher-Current Sensors.
Two Independent Probes With a +70°C Trip Point
Figure9. Driving Thermistors Directly from VREF.
Two Independent Probes With a +60°C Trip Point
100k
500k
NTC
B = 4567
500k
NTC
B = 4567
100k
1µF
V
+
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
C1
V–
VTEMP1
VTEMP2
VREF
VREG
OV1
OV0
UV1
UV0
HYST
CC1
CC0
SLT
SLTOK
DC
EOUT
EOUT
SIN
SIN
SOUT
SOUT
EIN
EIN
LTC6801
6801 F09
1µF
Figure8. Adding RC Filtering to the Cell inputs
6801 F08
V–
C1
C2
C3
1k
10nF
1k
10nF
1k
10nF
Series resistors of 1k may be inserted in the input paths
without introducing measurement error. Shunt capacitors
may be added from the cell inputs to V–, creating RC filter-
ing as shown in Figure8. The combination of 1k and 10nF
is recommended as a robust, cost effective noise filter.
LTC6801
21
Rev. D
For more information www.analog.com
MEASURING VARIOUS CELL COUNTS
The LTC6801 is designed to measure up to 12 cells
depending on the state of the CC pins (See Table5). When
using an LTC6801 configured for measuring less than 12
cells, for instance choosing to measure 8 cells by tying
both CC1 and CC0 to the VREF pin, the highest cell poten-
tial (in this case C8) must be connected to the V+ pin for
proper operation. Unused cell connection pins (in this
case C9 to C12) may be left floating or may also be tied
to the highest cell potential.
READING EXTERNAL TEMPERATURE PROBES
The LTC6801 includes two channels of ADC input, VTEMP1
and VTEMP2, that are intended to monitor thermistors
(tempco about –4%/°C generally) or diodes (–2.2mV/°C
typical) located within the cell array. Sensors can be pow-
ered directly from VREF as shown in Figure9 (up to 30µA
typical).
The temperature measurement inputs (VTEMP1, VTEMP2)
of the LTC6801 are comparator input channels with a
voltage threshold of one-half VREF. Input voltages above
half VREF are considered good. Voltages below the one-
half VREF threshold are considered a fault condition. The
inputs may be used in combination with resistors, therm-
istors, or diodes to sense both an upper and lower tem-
perature limit. Figure9, Figure10 and Figure11 illustrate
some possibilities. To ignore these inputs simply con-
nect VTEMP1 and VTEMP2 to VREF. A filtering capacitor to
V– is recommended to minimize the error caused by the
approximately 700k input impedance of the ADC.
For sensors that require higher drive currents, a buffer
amplifier may be used as shown in Figure10. Power for
the sensor is actually sourced indirectly from the V
REG
pin
in this case. Probe loads up to about 1mA maximum are
supported in this configuration. Since VREF is shut down
while the LTC6801 is idle between measurement cycles,
the thermistor drive is also shut off and thus power dis-
sipation is minimized. Since V
REG
remains always-on, the
buffer op amp (LT6003 shown) is selected for its ultralow
current consumption (10µA).
For circuits that include filtering capacitance, note that
only the fastest DC setting (V
REG
connection) will keep
V
REF
steady and allow the V
TEMP
voltages to settle. To use
the lower power DC settings, VREF must be buffered (see
Figure10), so that a low impedance is presented to the
ADC, with a time constant of no more than about 1ms.
ADVANTAGES OF DELTA-SIGMA ADCs
The LTC6801 employs a delta-sigma analog to digital
converter for voltage measurement. The architecture of
delta-sigma converters can vary considerably, but the
common characteristic is that the input is sampled many
times over the course of a conversion and then filtered or
averaged to produce the digital output code.
Figure11. Sensing Both Upper and Lower Temperature
Thresholds. This Example Monitors a –20°C to +60°C Window
Detector. The Thermistors Should Be in Close Proximity
100k
500k
NTC
B = 4567
100k
NTC
B = 4250
1150k
1µF
V+
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
C1
V–
VTEMP1
VTEMP2
VREF
VREG
OV1
OV0
UV1
UV0
HYST
CC1
CC0
SLT
SLTOK
DC
EOUT
EOUT
SIN
SIN
SOUT
SOUT
EIN
EIN
LTC6801
6801 F11
1µF
APPLICATIONS INFORMATION
LTC6801
22
Rev. D
For more information www.analog.com
For a given sample rate, a delta-sigma converter can
achieve excellent noise rejection while settling completely
in a single conversion. This is particularly important for
noisy automotive systems. Other advantages of del-
ta-sigma converters are that they are inherently mono-
tonic, meaning they have no missing codes, and they have
excellent DC specifications.
The LTC6801’s ADC has a second order delta-sigma
modulator followed by a SINC2, finite impulse response
(FIR) digital filter, with a lowpass bandwidth of 1kHz. The
front-end sample rate is 512ksps, which greatly reduces
input filtering requirements. A simple 16kHz, 1 pole filter
composed of a 1k resistor and a 10nF capacitor at each
input will provide adequate filtering for most applications.
These component values will not degrade the DC accuracy
of the ADC.
Each conversion consists of two phases – an autozero
phase and a measurement phase. The ADC is autozeroed
at each conversion, greatly improving CMRR.
USING TRANSFORMERS FOR GALVANIC ISOLATION
As shown in Figure12, small gate-drive signal transform-
ers can be used to interconnect devices and transport
the enable and sense signals safely across an isolation
barrier. Driving a transformer with a squarewave requires
transient currents of several mA and frequency of oper-
ation at 20kHz or higher. Since the output pins of the
LTC6801 are current limited at <1mA, a small external
gate pair (NC7WZ17 dual buffer) is used to provide the
needed drive current. 330Ω resistors are placed in series
with each buffer output to optimize current flow into the
transformer primary and a coupling capacitor provides
prevention of current flow in static conditions. The sec-
ondary side is wired in a center-tapped configuration
to terminate the common mode voltage and thus sup-
press noise pickup. The differential signal is terminated
into 1500Ω to optimize the peak signal swing for the IC
input (to about ±4VP-P). Internal biasing features of the
IC inputs maintain an optimal DC common mode level at
the transformer secondary.
INTERCOMMUNICATION USING DATA ISOLATORS
As shown in Figure13, an inexpensive and compact
2-channel data isolator is used to communicate the enable
and the sense clocking signals between devices. The
wiring carries isolator power and return plus two sin-
gle-ended logic signals that are completely isolated at
the upper device interface, so the signals are effectively
differential from a common mode ingress perspective.
The isolator provides excellent rejection of noise between
battery groups, but consumes a few mA when operating,
so a conventional opto-coupler and a few discretes pro-
vide a power-down scheme for periods where no moni-
toring is needed. Since the required current would load
down VREG if used directly, the NPN transistor is used to
form a quasi-regulated 4.3V supply drawing from the full
battery group potential, also moving significant thermal
loading outside the IC. The PMOS FET is a low resistance
switch controlled by the opto-coupler output. Since the
opto-coupler is used to switch only a small current, the
LED need only be driven with ~500µA. Powering down the
bottom-of-stack isolator on the host µP side automatically
powers down the entire isolator chain.
DEMO BOARD CIRCUIT
An LTC6801 demonstration circuit is shown in Figure15.
The circuit includes a 10kHz oscillator (U2) for the enable
excitation and an LED (D15, driven by Q1) to indicate the
state of the status outputs, plus an assortment of import-
ant protection components to ensure robust operation
and hot-plugging of cell connections.
Series resistors (R14 to R21) provide a controlled cou-
pling capacitor (C14 to C17) current in the inter-IC con-
nections during startup or other abrupt potential changes,
and associated clamp diodes (D13 and D14 quad array
devices) redirect charge/surge current around the IC.
Input filters to each cell (R1, C1 to R12, C12) also use
6.2V Zener diodes (D1 to D12) to prevent overstress to
the internal ESD clamps.
The V+ input filter (R13, C13) has the same time constant
as the ADC input filters so that the V+ and C12 pins tend
to track during start-up or transients, minimizing stress
and ADC error.
APPLICATIONS INFORMATION
LTC6801
23
Rev. D
For more information www.analog.com
Figure12. Using Transformers for Galvanic Isolation
APPLICATIONS INFORMATION
OV1
OV0
UV1
UV0
HYST
CC1
CC0
SLT
SLTOK
DC
EOUT
EOUT
SIN
SIN
SOUT
SOUT
EIN
EIN
LTC6801
V+
C12
C11
C10
C9
V+
NC7WZ17 P0544NL
P0544NL
GND
C8
C7
C6
C5
C4
C3
C2
C1
V–
VTEMP1
VTEMP2
VREF
VREG
10nF
10nF
330Ω
330Ω
V+
NC7WZ17
GND
330Ω
330Ω
ENC2+
ENC2–
S2+
S2–
1.5k
6801 F12
S_HOST+
EN_HOST
–
S_HOST–
EN_HOST
+
•
•
•
1µF
100nF
100nF
1.5k
TO NEXT
CIRCUIT
OV1
OV0
UV1
UV0
HYST
CC1
CC0
SLT
SLTOK
DC
EOUT
EOUT
SIN
SIN
SOUT
SOUT
EIN
EIN
LTC6801
V+
C12
C11
C10
C9
P0544NL
C8
C7
C6
C5
C4
C3
C2
C1
V–
VTEMP1
VTEMP2
VREF
VREG
10nF
V+
NC7WZ17
GND
330Ω
330Ω
ENC1+
ENC1–
S1+
S1–
1.5k •
•
•
1µF
100nF
•
•
•
LTC6801
24
Rev. D
For more information www.analog.com
Figure13. IC to IC Communication Using Data Isolators
TO NEXT
CIRCUIT
OV1
OV0
UV1
UV0
HYST
CC1
CC0
SLT
SLTOK
DC
EOUT
EOUT
SIN
SIN
SOUT
SOUT
EIN
EIN
LTC6801
V+
C12
C11
C10
C9
VDD2
B1
B2
GND2
Si8421
MOC207-M
SI2351DS
VDD1
A1
A2
GND1
C8
C7
C6
C5
C4
C3
C2
C1
1µF
1nF
CZT5551
1nF
1µF
V–
VTEMP1
VTEMP2
VREF
VREG
1µF
100Ω
33k
100Ω
6.8k
COM2
ENABLE2
SENSE2
VISO2
OV1
OV0
UV1
UV0
HYST
CC1
CC0
SLT
SLTOK
DC
EOUT
EOUT
SIN
SIN
SOUT
SOUT
EIN
EIN
LTC6801
6801 F13
V+
C12
C11
C10
C9
VDD2
B1
B2
GND2 COMHOST
ENABLEHOST
SENSEHOST
VCCHOST
Si8421
MOC207-M
SI2351DS
VDD1
A1
A2
GND1
C8
C7
C6
C5
C4
C3
C2
C1
1µF
1nF
CZT5551
1nF
1µF
V–
VTEMP1
VTEMP2
VREF
VREG
1µF
100Ω
33k
100Ω
6.8k
COM1
ENABLE1
SENSE1
VISO1
APPLICATIONS INFORMATION
LTC6801
25
Rev. D
For more information www.analog.com
APPLICATIONS INFORMATION
1
3
5
SE
DIFF
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
C19
1µF
50V
C18
1µF
50V
C21
1nF
100V
R26
1.15M
R25
100k
NTC
C20
1nF
100V
R23
22.6k
R24
100k
NTC R22
1.5k
1% R27
10k
1%
D15
LED1
(GRN)
C22
10nF
50V
P1
EDGE FINGER
J1
HEADER
C1
10nF
100V
C2
10nF
100V
D1 TO D12: BZT52C6V28
C3
10nF
100V
D1
R1
1k
D2
R2
1k
D3
1
1
1
3
2
2
R3
1k
C4
10nF
100V
D4
R4
1k
C5
10nF
100V
D5
R5
1k
C6
10nF
100V
D6
R6
1k
C7
10nF
100V
D7
R7
1k
C8
10nF
100V
D8
R8
1k
C9
10nF
100V
D9
R9
1k
C10
10nF
100V
D10
R10
1k
C11
10nF
100V
D11
R11
1k
C12
10nF
100V
D12
R12
1k
1
3
5
1
2
3
2
4
6
6
5
4
OUT
GND
DIV
V+
GRD
SET
1
3
5
ON
OFF
1
3
5
2
4
6
LTC6801
1
3
5
2
4
6
1
3
5
7
9
11
13
2
4
6
8
10
12
14
VREF
JP8
DC
JP7
CC0
JP6
CC1
JP5
HYST
JP4
UV0
JP3
UV1
JP2
OV0
JP1
OV1
LTC6801IG
E1
VREG
GND
NOTE: IF THE DC PIN IS TIED TO VREF OR V–,
VTEMP1 AND VTEMP2 WILL HAVE ADDITIONAL
MEASUREMENT ERROR DUE TO INSUFFICIENT
SETTLING (SEE READING EXTERNAL
TEMPERATURE PROBES)
V–
E2
SLT
E3
SLTOK
JP12
OSC
JP10
EINX
JP11
LE0
Q1
2N7002K D16
CMHD457
OFF
ON
U2
LTC6906CS6
R29
1M
R28
1M
E4 E5 E6 E7
SOUT EINX EIN SOUTX
D13
PRTR5VOU4D
J3
TOP
JP9
TOPI/O
LOOP
LINK
R14
100Ω
R15
100Ω
R16
100Ω
R17
100Ω
6801 F12
OV1
OV0
UV1
UV0
HYST
CC1
CC0
SLT
SLTOK
DC
EOUT
EOUT
SIN
SIN
SOUT
SOUT
EIN
EIN
V+
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
C1
V–
VTEMP1
VTEMP2
VREF
VREG
C23
1nF
C13
100nF
100V
R13
100Ω
1
3
5
2
4
6
R18
100Ω
R19
100Ω
R20
100Ω
R21
100Ω
1
3
5
2
4
6
1
3
5
7
9
11
13
2
4
6
8
10
12
14
J2
BOTTOM
1
3
5
2
4
6
1
3
5
2
4
6
1
3
5
2
4
6
1
3
5
2
4
6
1
2
3
6
5
4
1
2
3
6
5
4
D14
PRTR5VOU4D
C17
820pF
500V
C16
820pF
500V
C15
820pF
500V
C14
820pF
500V
Figure14. Schematic of LTC6801 Demo Circuit
LTC6801
26
Rev. D
For more information www.analog.com
PACKAGE DESCRIPTION
G36 SSOP 0204
0.09 – 0.25
(.0035 – .010)
0° – 8°
0.55 – 0.95
(.022 – .037)
5.00 – 5.60**
(.197 – .221)
7.40 – 8.20
(.291 – .323)
12345678 9 10 11 12 14 15 16 17 1813
12.50 – 13.10*
(.492 – .516)
2526 22 21 20 19232427282930313233343536
2.0
(.079)
MAX
0.05
(.002)
MIN
0.65
(.0256)
BSC 0.22 – 0.38
(.009 – .015)
TYP
MILLIMETERS
(INCHES)
DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED .152mm (.006") PER SIDE
DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD
FLASH SHALL NOT EXCEED .254mm (.010") PER SIDE
*
**
NOTE:
1. CONTROLLING DIMENSION: MILLIMETERS
2. DIMENSIONS ARE IN
3. DRAWING NOT TO SCALE
0.42 ±0.03 0.65 BSC
5.3 – 5.7
7.8 – 8.2
RECOMMENDED SOLDER PAD LAYOUT
1.25 ±0.12
G Package
36-Lead Plastic SSOP (5.3mm)
(Reference LTC DWG # 05-08-1640)
LTC6801
27
Rev. D
For more information www.analog.com
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog
Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications
subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
REVISION HISTORY
REV DATE DESCRIPTION PAGE NUMBER
A 5/10 H-grade part added. Reflected throughout the data sheet 1 to 28
B 7/10 Updated VREG Conditions
Updated Table 3
3
9
C 8/15 Web links added
Typo correction in Overview section
ALL
12
D 09/18 Updated order information to include automotive versions
Note added to explain status output timing following internal self test operation
2
13
LTC6801
28
Rev. D
For more information www.analog.com
ANALOG DEVICES, INC. 2010-2018
09/18
www.analog.com
RELATED PARTS
TYPICAL APPLICATION
PART NUMBER DESCRIPTION COMMENTS
LTC6802-1 Multi-Cell Battery Stack Monitor with a Stackable
Serial Interface
Complete Battery Monitoring IC with 0.25% Cell Measurement Accuracy.
Level-Shifting Serial Interface Allows Multiple LTC6802-1 Devices to be Daisy-
Chained without Opto-Couplers or Isolators
LTC6802-2 Multi-Cell Battery Stack Monitor with an Individually
Addressable Serial Interface
Functionally Equivalent to LTC6802-1: Parallel Connection Between
Microcontroller and Multiple LTC6802-2 Devices
Figure15. Alarm Qualification Filter/Status Indicator
6801 F15
FILTERED STATUS
(LOW = OK)
2N7002
1.5k
10k
VREG 5V
SOUT
LED_GREEN
CMHD457 1M
10nF