LM5041
LM5041 Cascaded PWM Controller
Literature Number: SNVS248C
LM5041
Cascaded PWM Controller
General Description
The LM5041 PWM controller contains all of the features
necessary to implement either current-fed or voltage-fed
push-pull or bridge power converters. These “Cascaded”
topologies are well suited for multiple output and higher
power applications. The LM5041’s four control outputs in-
clude: the buck stage controls (HD and LD) and the push-
pull control outputs (PUSH and PULL). Push-pull outputs are
driven at 50% nominal duty cycle at one half of the switching
frequency of the buck stage and can be configured for either
a guaranteed overlap time (for current-fed applications) or a
guaranteed both-off time (for voltage-fed applications).
Push-pull stage MOSFETs can be driven directly from the
internal gate drivers while the buck stage requires an exter-
nal driver such as the LM5102. The LM5041 includes a
high-voltage start-up regulator that operates over a wide
input range of 15V to 100V. The PWM controller is designed
for high-speed capability including an oscillator frequency
range up to 1 MHz and total propagation delays of less than
100ns. Additional features include: line Under-Voltage Lock-
out (UVLO), soft-start, an error amplifier, precision voltage
reference, and thermal shutdown.
Features
nInternal Start-up Bias Regulator
nProgrammable Line Under-Voltage Lockout (UVLO) with
Adjustable Hysteresis
nCurrent Mode Control
nInternal Error Amplifier with Reference
nDual Mode Over-Current Protection
nLeading Edge Blanking
nProgrammable Push-Pull Overlap or Dead Time
nInternal 1.5A Push-Pull Gate Drivers
nProgrammable Soft-start
nProgrammable Oscillator with Sync Capability
nPrecision Reference
nThermal Shutdown
Applications
nTelecommunication Power Converters
nIndustrial Power Converters
nMulti-Output Power Converters
n+42V Automotive Systems
Packages
nTSSOP-16
nLLP-16 (5x5 mm) Thermally Enhanced
Typical Application Circuit
20074901
Simplified Cascaded Push-Pull Power Converter
April 2004
LM5041 Cascaded PWM Controller
© 2004 National Semiconductor Corporation DS200749 www.national.com
Connection Diagram
20074902
16-Lead TSSOP, LLP
Ordering Information
Order Number Package Type NSC Package Drawing Supplied As
LM5041MTC TSSOP-16 MTC-16 92 Units per anti-static tube
LM5041MTCX TSSOP-16 MTC-16 2500 Units on Tape and Reel
LM5041SD LLP-16 SDA-16A 1000 Units on Tape and Reel
LM5041SDX LLP-16 SDA-16A 4500 Units on Tape and Reel
Pin Description
PIN NAME DESCRIPTION APPLICATION INFORMATION
1V
IN
Source Input Voltage Input to start-up regulator. Input range 15V to 100V.
2 FB Feedback Signal Inverting input for the internal error amplifier. The
non-inverting input is connected to a 0.75V
reference.
3 COMP Output of the Internal Error Amplifier There is an internal 5kresistor pull-up on this pin.
The error amplifier provides an active sink.
4 REF Precision 5 volt reference output Maximum output current: 10mA. Locally decouple
with a 0.1µF capacitor. Reference stays low until the
line UV and the V
CC
UV are satisfied.
5 HD Main Buck PWM control output Buck switch PWM control output. The maximum duty
cycle clamp for this output corresponds to an off time
of typically 240ns per cycle. The LM5101 or LM5102
Buck stage gate driver can be used to level shift and
drive the Buck switch.
6 LD Sync Switch control output Sync Switch control output. Inversion of HD output.
The LM5101 or LM5102 lower drive can be used to
drive the synchronous rectifier switch.
7V
CC
Output from the internal high voltage start-up
regulator. Regulated to 9 volts.
If an auxiliary winding raises the voltage on this pin
above the regulation setpoint, the internal start-up
regulator will shutdown, reducing the IC power
dissipation.
8 PUSH Output of the push-pull drivers Output of the push-pull gate driver. Output capability
of 1.5A peak .
LM5041
www.national.com 2
Pin Description (Continued)
PIN NAME DESCRIPTION APPLICATION INFORMATION
9 PULL Output of the push-pull drivers Output of the push-pull gate driver. Output capability
of 1.5A peak.
10 PGND Power ground Connect directly to analog ground.
11 AGND Analog ground Connect directly to power ground.
12 CS Current sense input Current sense input to the PWM comparator (CM
control). There is a 50ns leading edge blanking on
this pin. Using separate dedicated comparators, if
CS exceeds 0.5V the outputs will go into cycle by
cycle current limit. If CS exceeds 0.6V the outputs
will be disabled and a soft-start commenced.
13 SS Soft-start control An external capacitor and an internal 10uA current
source, set the soft-start ramp. The controller will
enter a low power state if the SS pin is below the
shutdown threshold of 0.45V
14 TIME Push-Pull overlap and dead time control An external resistor (R
SET
) sets the overlap time or
dead time for the push-pull outputs. A resistor
connected between TIME and GND produces
overlap. A resistor connected between TIME and
REF produces dead time.
15 RT / SYNC Oscillator timing resistor pin and sync An external resistor sets the oscillator frequency.
This pin will also accept an external oscillator.
16 UVLO Line Under-Voltage Shutdown An external divider from the power converter source
sets the shutdown levels. Threshold of operation
equals 2.5V. Hysteresis is set by a switched internal
current source (20µA).
LLP
DAP
SUB Die substrate The exposed die attach pad on the LLP package
should be connected to a PCB thermal pad at
ground potential. For additional information on using
National Semiconductor’s No Pull Back LLP
package, please refer to LLP Application Note
AN-1187.
LM5041
www.national.com3
Block Diagram
Simplified Block Diagram
20074903
LM5041
www.national.com 4
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
V
IN
to GND 100V
V
CC
to GND 16V
All Other Inputs to GND -0.3 to 7V
Junction Temperature 150˚C
Storage Temperature
Range
-65˚C to +150˚C
ESD Rating 2 kV
Lead temperature (Note 2)
Wave 4 seconds 260˚C
Infrared 10 seconds 240˚C
Vapor Phase 75 seconds 219˚C
Operating Ratings (Note 1)
V
IN
15 to 90V
Junction Temperature -40˚C to +125˚C
Electrical Characteristics
Specifications with standard typeface are for T
J
= 25˚C, and those with boldface type apply over full Operating Junction
Temperature range.V
IN
= 48V, V
CC
= 10V, RT = 26.7k,R
SET
= 20k) unless otherwise stated (Note 3)
Symbol Parameter Conditions Min Typ Max Units
Startup Regulator
V
CC
Reg V
CC
Regulation open circuit 8.7 99.3 V
V
CC
Current Limit (Note 4) 15 25 mA
I-V
IN
Startup Regulator
Leakage (external Vcc
Supply)
V
IN
= 100V 145 500 µA
Shutdown Current (Iin) UVLO = 0V, V
CC
= open 350 450 µA
V
CC
Supply
V
CC
Under-voltage
Lockout Voltage
(positive going V
cc
)
V
CC
Reg
- 400mV
V
CC
Reg -
275mV
V
V
CC
Under-voltage
Hysteresis
1.7 2.1 2.6 V
Supply Current (I
CC
)C
L
=0 3 4mA
Error Amplifier
GBW Gain Bandwidth 3 MHz
DC Gain 80 dB
Input Voltage V
FB
= COMP 0.735 0.75 0.765 V
COMP Sink Capability V
FB
= 1.5V, COMP= 1V 48mA
Reference Supply
V
REF
Ref Voltage I
REF
=0mA 4.85 55.15 V
Ref Voltage
Regulation
I
REF
= 0 to 10mA 25 50 mV
Ref Current Limit 15 20 mA
Current Limit
ILIM Delay to Output CS Step from 0 to 0.6V
Time to Onset of OUT
Transition (90%)
C
L
=0
40 ns
Cycle by Cycle
Threshold Voltage
0.45 0.5 0.55 V
Cycle Skip Threshold
Voltage
Resets SS capacitor;
auto restart
0.55 0.6 0.65 V
Leading Edge
Blanking Time
50 ns
CS Sink Current
(clocked)
CS = 0.3V 25mA
LM5041
www.national.com5
Electrical Characteristics (Continued)
Specifications with standard typeface are for T
J
= 25˚C, and those with boldface type apply over full Operating Junction
Temperature range.V
IN
= 48V, V
CC
= 10V, RT = 26.7k,R
SET
= 20k) unless otherwise stated (Note 3)
Symbol Parameter Conditions Min Typ Max Units
Soft-Start
Soft-start Current
Source
710 13 µA
Soft-start to COMP
Offset
0.35 0.55 0.75 V
Shutdown Threshold 0.25 0.5 0.75 V
Oscillator
Frequency1 (RT =
26.7K)
T
J
= 25˚C 180
175
200 220
225
kHz
Frequency2 (RT =
7.87K)
515 600 685 kHz
Sync threshold 3 3.5 V
PWM Comparator
Delay to Output COMP set to 2V
CS stepped 0 to 0.4V,
Time to onset of OUT
transition low
25 ns
Max Duty Cycle TS = Oscillator Period (Ts-240ns)/Ts) %
Min Duty Cycle COMP = 0V 0 %
COMP to PWM
Comparator Gain
0.32
COMP Open Circuit
Voltage
FB=0V 4.1 4.8 5.5 V
COMP Short Circuit
Current
FB = 0V, COMP = 0V 0.6 11.4 mA
Slope Compensation
Slope Comp Amplitude Delta increase at PWM
Comparator to CS
110 mV
UVLO Shutdown
Under-voltage
Shutdown
2.44 2.5 2.56 V
Under-voltage
Shutdown
Hysteresis Current
Source
16 20 24 µA
Buck Stage Outputs
Output High level 5 (V
REF
)V
Output High Saturation I
OUT
= 10mA
REF=V
OUT
0.5 1V
Output Low Saturation I
OUT
= −10mA 0.5 1V
Rise Time C
L
= 100pF 10 ns
Fall Time C
L
= 100pF 10 ns
Push-Pull Outputs
Overlap Time R
SET
= 20kConnected
to GND, 50% to 50%
Transitions
60 90 120 ns
Dead Time R
SET
= 20kConnected
to REF, 50% to 50%
Transitions
65 95 125 ns
LM5041
www.national.com 6
Electrical Characteristics (Continued)
Specifications with standard typeface are for T
J
= 25˚C, and those with boldface type apply over full Operating Junction
Temperature range.V
IN
= 48V, V
CC
= 10V, RT = 26.7k,R
SET
= 20k) unless otherwise stated (Note 3)
Symbol Parameter Conditions Min Typ Max Units
Output High Saturation I
OUT
= 50mA
V
CC
-V
OUT
0.25 0.5 V
Output Low Saturation I
OUT
= 100mA 0.5 1V
Rise Time C
L
= 1nF 20 ns
Fall Time C
L
= 1nF 20 ns
Thermal Shutdown
T
SD
Thermal Shutdown
Temp.
165 ˚C
Thermal Shutdown
Hysteresis
25 ˚C
Thermal Resistance
θ
JA
Junction to Ambient MTC Package 125 ˚C/W
SDA Package 32 ˚C/W
Note 1: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device
is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics.
Note 2: For detailed information on soldering plastic TSSOP and LLP packages, refer to the Packaging Data Book available from National Semiconductor
Corporation.
Note 3: All limits are guaranteed. All electrical characteristics having room temperature limits are tested during production with TA=T
J= 25˚C. All hot and cold limits
are guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control.
Note 4: Device thermal limitations may limit usable range.
LM5041
www.national.com7
Typical Performance Characteristics
V
CC
and V
IN
vs V
IN
V
CC
vs I
CC
20074908 20074909
SS Pin Current vs Temp Frequency vs RT
20074915 20074910
Overlap Time vs R
SET
Dead Time vs R
SET
20074911 20074912
LM5041
www.national.com 8
Typical Performance Characteristics (Continued)
Overlap Time vs Temp Dead Time vs Temp
20074913 20074914
Error Amplifier Gain Phase
20074916
LM5041
www.national.com9
Detailed Operating Description
The LM5041 PWM controller contains all of the features
necessary to implement either current-fed or voltage-fed
push-pull or bridge power converters. These “Cascaded”
topologies are well suited for multiple output and higher
power applications. The LM5041’s four control outputs in-
clude: the buck stage controls (HD and LD) and the push-
pull control outputs (PUSH and PULL). Push-pull outputs are
driven at 50% nominal duty cycle at one half of the switching
frequency of the buck stage and can be configured for either
a guaranteed overlap time (for current-fed applications) or a
guaranteed both-off time (for voltage-fed applications).
Push-pull stage MOSFETs can be driven directly from the
internal gate drivers while the buck stage requires an exter-
nal driver such as the LM5102. The LM5041 includes a
high-voltage start-up regulator that operates over a wide
input range of 15V to 100V. The PWM controller is designed
for high-speed capability including an oscillator frequency
range up to 1 MHz and total propagation delays of less than
100ns. Additional features include: line Under-Voltage Lock-
out (UVLO), soft-start, an error amplifier, precision voltage
reference, and thermal shutdown.
High Voltage Start-Up Regulator
The LM5041 contains an internal high-voltage start-up regu-
lator, thus the input pin (Vin) can be connected directly to the
line voltage. The regulator output is internally current limited
to 15mA. When power is applied, the regulator is enabled
and sources current into an external capacitor connected to
the Vcc pin. The recommended capacitance range for the
Vcc regulator is 0.1uF to 100uF. When the voltage on the
Vcc pin reaches the regulation point of 9V and the internal
voltage reference (REF) reaches its regulation point of 5V,
the controller outputs are enabled. The Buck stage outputs
will remain enabled until Vcc falls below 7V or the line
Under-Voltage Lockout detector indicates that Vin is out of
range. The push-pull outputs continue switching until the
REF pin voltage falls below approximately 3V. In typical
applications, an auxiliary transformer winding is connected
through a diode to the Vcc pin. This winding must raise the
Vcc voltage above 9.3V to shut off the internal start-up
regulator. Powering V
CC
from an auxiliary winding improves
efficiency while reducing the controller’s power dissipation.
The recommended capacitance range for the Vref regulator
output is 0.1uF to 10uF.
The external V
CC
capacitor must be sized such that the
capacitor maintains a V
CC
voltage greater than 7V during the
initial start-up. During a fault mode when the converter aux-
iliary winding is inactive, external current draw on the V
CC
line should be limited so the power dissipated in the start-up
regulator does not exceed the maximum power dissipation
of the controller.
An external start-up or other bias rail can be used instead of
the internal start-up regulator by connecting the V
CC
and the
V
IN
pins together and feeding the external bias voltage into
the two pins.
Line Under-Voltage Detector
The LM5041 contains a line Under-Voltage Lockout (UVLO)
circuit. An external set-point resistor divider from V
IN
to
ground sets the operational range of the converter. The
divider must be designed such that the voltage at the UVLO
pin will be greater than 2.5V when V
IN
is in the desired
operating range. If the Under-Voltage threshold is not met,
all functions of the controller are disabled and the controller
will enter a low-power state with input current <300µA.
ULVO hysteresis is accomplished with an internal 20µA cur-
rent source that is switched on or off into the impedance of
the set-point divider. When the UVLO threshold is exceeded,
the current source is activated to instantly raise the voltage
at the UVLO pin. When the UVLO pin falls below the 2.5V
threshold, the current source is turned off causing the volt-
age at the UVLO pin to fall. The UVLO pin can also be used
to implement a remote enable / disable function. By shorting
the UVLO pin to ground, the converter can be disabled. The
controller can also be disabled through the soft-start pin
(SS). The controller will enter a low-power off state if the SS
pin is forced below the 0.45V shutdown threshold.
Buck Stage Control Outputs
The LM5041 Buck switch maximum duty cycle clamp en-
sures that there will be sufficient off time each cycle to
recharge the bootstrap capacitor used in the high side gate
driver. The Buck switch is guaranteed to be off, and the sync
switch on, for at least 250ns per switching cycle. The Buck
stage control outputs (LD and HD) are CMOS buffers with
logic levels of 0 to 5V.
During any fault state or Under-Voltage off state, the buck
stage control outputs will default to HD low and LD high.
Push-Pull Outputs
The push pull outputs operate continuously at a nominal
50% duty cycle. A distinguishing feature of the LM5041 is the
ability to accurately configure either dead time (both-off) or
overlap time (both-on) on the complementary push-pull out-
puts. The overlap/dead time magnitude is controlled by a
resistor connected to the TIME pin on the controller. The
TIME pin holds one end of the resistor at 2.5V and the other
end of the resistor should be connected to either REF for
dead time control setting or to GND for overlap control. The
polarity of the current in the TIME is detected by the LM5041
The magnitude of the overlap/dead time can be calculated
as follows:
Overlap Time (ns) = (3.66 x R
SET
)+7
Overlap Time in ns, R
SET
connected to GND, R
SET
in k
Dead Time (ns) = (3.69 x R
SET
)+21
Dead Time in ns, R
SET
connected to REF, R
SET
in k
Recommended R
SET
programming range: 10kto 100k
Current-fed designs require a period of overlap to insure
there is a continuous path for the buck inductor current.
Voltage-fed designs require a period of dead time to insure
there is no time when the push-pull transformer acts as a
shorted turn to the low impedance sourcing node. The push-
pull outputs alternate continuously under all conditions pro-
vided REF the voltage is greater than 3V.
LM5041
www.national.com 10
Push-Pull Outputs (Continued)
20074904
PWM Comparator
The PWM comparator compares the slope compensated
current ramp signal to the loop error voltage from the internal
error amplifier (COMP pin). This comparator is optimized for
speed in order to achieve minimum controllable duty cycles.
The comparator polarity is such that 0V on the COMP pin will
produce zero duty cycle in the buck stage.
Error Amplifier
An internal high gain wide-bandwidth error amplifier is pro-
vided within the LM5041. The amplifier’s non-inverting input
is tied to a 0.75V reference. The inverting input is connected
to the FB pin. In non-isolated applications the power con-
verter output is connected to the FB pin via the voltage
setting resistors. Loop compensation components are con-
nected between the COMP and FB pins. For most isolated
applications the error amplifier function is implemented on
the secondary side of the converter and the internal error
amp is not used. The internal error amplifier is configured as
an open drain output and can be disabled by connecting the
FB pin to ground. An internal 5kpull-up resistor between
the 5V reference and COMP can be used as the pull-up for
an opto-coupler in isolated applications.
Current Limit/Current Sense
The LM5041 contains two levels of over-current protection. If
the voltage at the CS pin exceeds 0.5V the present buck
stage duty cycle is terminated (cycle by cycle current limit). If
the voltage at the CS pin overshoots the 0.5V threshold and
exceeds 0.6V, then the controller will terminate the present
cycle and fully discharge the soft-start capacitor. A small RC
filter located near the controller is recommended to filter
current sense signals at the CS pin. An internal MOSFET
discharges the external CS pin for an additional 50ns at the
beginning of each cycle to reduce the leading edge spike
that occurs when the buck stage MOSFET is turned on.
The LM5041 current sense and PWM comparators are very
fast, and may respond to short duration noise pulses. Layout
considerations are critical for the current sense filter and
sense resistor. The capacitor associated with the CS filter
must be placed close to the device and connected directly to
the pins of the controller (CS and GND). If a current sense
transformer is used, both leads of the transformer secondary
should be routed to the sense resistor, which should also be
located close to the IC. A resistor may be used for current
sensing instead of a transformer, located in the push-pull
transistor sources, but a low inductance type of resistor is
required. When designing with a sense resistor, all of the
noise sensitive low power grounds should be connected
together around the IC and a single connection should be
made to the high current power ground (sense resistor
ground point).
The second level current sense threshold is intended to
protect the power converter by initiating a low duty cycle
hick-up mode when abnormally high currents are sensed. If
the second level threshold is reached, the soft-start capaci-
tor will be discharged and a start-up sequence will com-
mence when the soft-start capacitor is determined to be fully
discharged. The second level threshold will only be reached
when a high dV/dt is present at the current sense pin. The
current sense transient must be fast enough to reach the
second level threshold before the first threshold detector
turns off the buck stage driver. Very high current sense dV/dt
can occur with a saturated power inductor or shorted load.
Excessive filtering on the CS pin such as an extremely low
value current sense resistor or an inductor that does not
saturate with excessive loading, may prevent the second
level threshold from being reached. If the second level
threshold is never exceeded during an overload condition,
the first level current sense will continue cycle by cycle
limiting and the output characteristic of the converter will be
that of a current source. However, a sustained overload
current level can cause excessive temperatures in the power
train especially the output rectifiers.
Oscillator and Sync Capability
The LM5041 oscillator is set by a single external resistor
connected between the RT pin and GND. To set a desired
oscillator frequency (F), the necessary RT resistor can be
calculated from:
LM5041
www.national.com11
Oscillator and Sync Capability
(Continued)
The buck stage will switch at the oscillator frequency and
each push-pull output will switch at half the oscillator fre-
quency in a push-pull configuration. The LM5041 can also
be synchronized to an external clock. The external clock
must have a higher frequency than the free running fre-
quency set by the RT resistor. The clock signal should be
capacitively coupled into the RT pin with a 100pF capacitor.
A peak voltage level greater than 3V is required for detection
of the sync pulse. The sync pulse width should be set in the
15 to 150ns range by the external components. The RT
resistor is always required, whether the oscillator is free
running or externally synchronized. The voltage at the RT pin
is internally regulated to 2V. The RT resistor should be
located very close to the device and connected directly to the
pins of the IC (RT and GND).
Slope Compensation
The PWM comparator compares the current sense signal to
the voltage at the COMP pin. The output stage of the internal
error amplifier generally drives the COMP pin. At duty cycles
greater than 50 percent, current mode control circuits are
subject to sub-harmonic oscillation. By adding an additional
fixed ramp signal (slope compensation) to the current sense
ramp, oscillations can be avoided. The LM5041 integrates
this slope compensation by buffering the internal oscillator
ramp and summing a current ramp generated by the oscil-
lator internally with the current sense signal. Additional slope
compensation may be provided by increasing the source
impedance of the current sense signal.
Soft-start and Shutdown
The soft-start feature allows the power converter to gradually
reach the initial steady state operating point, thereby reduc-
ing start-up stresses and surges. At power on, a 10uA cur-
rent is sourced out of the soft-start pin (SS) to charge an
external capacitor. The capacitor voltage will ramp up slowly
and will limit the maximum duty cycle of the buck stage. In
the event of a fault as indicated by V
CC
Under-voltage, line
Under-voltage or second level current limit, the output driv-
ers are disabled and the soft-start capacitor is discharged to
ground. When the fault condition is no longer present, a
soft-start sequence will begin again and buck stage duty
cycle will gradually increase as the soft-start capacitor is
charged. The SS pin also serves as an enable input. The
controller will enter a low power state if the SS pin is forced
below the 0.45V threshold.
Thermal Protection
Internal Thermal Shutdown circuitry is provided to protect the
integrated circuit in the event that the maximum junction
temperature is exceeded. When activated, typically at 165
degrees Celsius, the controller is forced into a low-power
standby state, disabling the output drivers and the bias
regulator. This feature is provided to prevent catastrophic
failures from accidental device overheating.
LM5041
www.national.com 12
Typical Application
20074906
FIGURE 1. Simplified Cascaded Half-Bridge
LM5041
www.national.com13
Application Circuit: Input 35-80V, Output 2.5V, 50A
20074907
LM5041
www.national.com 14
Physical Dimensions inches (millimeters)
unless otherwise noted
Molded TSSOP-16
NS Package Number MTC16
16-Lead LLP Surface Mount Package
NS Package Number SDA16A
LM5041
www.national.com15
Notes
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL
COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant
into the body, or (b) support or sustain life, and
whose failure to perform when properly used in
accordance with instructions for use provided in the
labeling, can be reasonably expected to result in a
significant injury to the user.
2. A critical component is any component of a life
support device or system whose failure to perform
can be reasonably expected to cause the failure of
the life support device or system, or to affect its
safety or effectiveness.
BANNED SUBSTANCE COMPLIANCE
National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products
Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification
(CSP-9-111S2) and contain no ‘‘Banned Substances’’ as defined in CSP-9-111S2.
National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959
National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790
National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com
National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560
www.national.com
LM5041 Cascaded PWM Controller
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TIs terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TIs standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic."Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products Applications
Audio www.ti.com/audio Communications and Telecom www.ti.com/communications
Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers
Data Converters dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps
DLP®Products www.dlp.com Energy and Lighting www.ti.com/energy
DSP dsp.ti.com Industrial www.ti.com/industrial
Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical
Interface interface.ti.com Security www.ti.com/security
Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Mobile Processors www.ti.com/omap
Wireless Connectivity www.ti.com/wirelessconnectivity
TI E2E Community Home Page e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright ©2011, Texas Instruments Incorporated