1
®X9241A
Low Power/2-Wire Serial Bus
Quad Digitally Controlled Potentiometer
(XDCP™)
The X9241A integrates four digitally controlled
potentiometers (XDCP) on a monolithic CMOS integrated
microcircuit.
The digitally controlled potentiometer is implemented using
63 resistive elements in a series array. Between each
element are tap points connected to the wiper terminal
through switches. The position of the wiper on the array is
controlled by the user through the 2-wire bus interface. Each
potentiometer has associated with it a volatile Wiper Counter
Register (WCR) and 4 nonvolatile Data Registers
(DR0:DR3) that can be directly written to and read by the
user. The contents of the WCR controls the position of the
wiper on the resistor array through the switches. Power up
recalls the contents of DR0 to the WCR.
The XDCP can be used as a three-terminal potentiometer or
as a two-terminal variable resistor in a wide variety of
applications including control, parameter adjustments, and
signal processing.
Features
• Four potentiometers in one package
• 2-wire serial interface
• Register oriented format
- Direct read/write/transfer of wiper positions
- Store as many as four positions per
potentiometer
• Terminal Voltages: +5V, -3.0V
• Cascade resistor arrays
• Low power CMOS
• High Reliability
- Endurance–100,000 data changes per bit per register
- Register data retention–100 years
• 16-bytes of nonvolatile memory
• 3 resistor array values
-2kΩ to 50kΩ mask programmable
- Cascadable for values of 500Ω to 200kΩ
• Resolution: 64 taps each pot
• 20 Ld plastic DIP, 20 Ld TSSOP and 20 Ld SOIC
packages
• Pb-free plus anneal available (RoHS compliant)
Block Diagram
Data
8
R1
R0
R3
R2
VH0/RH0
VL0/RL0
VW0/RW0
Wiper
Counter
Register
(WCR)
VH1/RH1
VL1/RL1
VW1/RW1
Register
Array
Pot 1
Wiper
Counter
Register
(WCR)
R1
R0
R3
R2
SCL
SDA
A0
A1
A2
A3
Interface
and
Control
Circuitry
VH2/
VL2/RL2
VW2/RW2
VH3/RH3
VL3/RL3
VW3/RW3
Register
Array
Pot 2
Wiper
Counter
Register
(WCR)
R1
R0
R3
R2
Register
Array
Pot 3
Wiper
Counter
Register
(WCR)
R1
R0
R3
R2
VCC
VSS
RH2
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 |Intersil (and design) is a registered trademark of Intersil Americas Inc.
XDCP is a trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
Data Sheet FN8164.1September 15, 2005
2FN8164.1
September 15, 2005
Ordering Information
PART NUMBER PART MARKING
VCC LIMITS
(V)
POTENTIOMETER
ORGANIZATION
(K)
TEMP RANGE
(°C) PACKAGE
X9241AMP X9241AMP 5 ±10% 2/10/50 0 to 70 20 Ld PDIP
X9241AMPZ (Note) X9241AMPZ 0 to 70 20 Ld PDIP (Pb-free)
X9241AMPI X9241AMPI -40 to 85 20 Ld PDIP
X9241AMPIZ (Note) X9241AMPIZ -40 to 85 20 Ld PDIP (Pb-free)
X9241AMS* X9241AMS 0 to 70 20 Ld SOIC
X9241AMSZ* (Note) X9241AMS Z 0 to 70 20 Ld SOIC (Pb-free)
X9241AMSI* X9241AMSI -40 to 85 20 Ld SOIC
X9241AMSIZ* (Note) X9241AMSI Z -40 to 85 20 Ld SOIC (Pb-free)
X9241AMV* X9241AMV 0 to 70 20 Ld TSSOP
X9241AMVZ* (Note) X9241AMV Z 0 to 70 20 Ld TSSOP (Pb-free)
X9241AMVI* X9241AMVI -40 to 85 20 Ld TSSOP
X9241AMVIZ* (Note) X9241AMVI Z -40 to 85 20 Ld TSSOP (Pb-free)
X9241AWP X9241AWP 10 0 to 70 20 Ld PDIP
X9241AWPZ (Note) 0 to 70 20 Ld PDIP (Pb-free)
X9241AWPI X9241AWPI -40 to 85 20 Ld PDIP
X9241AWPIZ (Note) X9241AWPI Z -40 to 85 20 Ld PDIP (Pb-free)
X9241AWS* X9241AWS 0 to 70 20 Ld SOIC
X9241AWSZ* (Note) X9241AWS Z 0 to 70 20 Ld SOIC (Pb-free)
X9241AWSI* X9241AWSI -40 to 85 20 Ld SOIC
X9241AWSIZ* (Note) X9241AWSI Z -40 to 85 20 Ld SOIC (Pb-free)
X9241AWV* X9241AWV 0 to 70 20 Ld TSSOP
X9241AWVZ* (Note) X9241AWVZ 0 to 70 20 Ld TSSOP (Pb-free)
X9241AWVI* X9241AWVI -40 to 85 20 Ld TSSOP
X9241AWVIZ* (Note) X9241AWVI Z -40 to 85 20 Ld TSSOP (Pb-free)
X9241AYP X9241AYP 2 0 to 70 20 Ld PDIP
X9241AYPZ (Note) X9241AYP Z 0 to 70 20 Ld PDIP (Pb-free)
X9241AYPI X9241AYPI -40 to 85 20 Ld PDIP
X9241AYPIZ (Note) X9241AYPI Z -40 to 85 20 Ld PDIP (Pb-free)
X9241AYS* X9241AYS 0 to 70 20 Ld SOIC
X9241AYSZ* (Note) X9241AYS Z 0 to 70 20 Ld SOIC (Pb-free)
X9241AYSI* X9241AYSI -40 to 85 20 Ld SOIC
X9241AYSIZ* (Note) -40 to 85 20 Ld SOIC (Pb-free)
X9241AYV* X9241AYV 0 to 70 20 Ld TSSOP
X9241AYVZ* (Note) X9241AYV Z 0 to 70 20 Ld TSSOP (Pb-free)
X9241AYVI* X9241AYVI -40 to 85 20 Ld TSSOP
X9241AYVIZ* (Note) X9241AYVI Z -40 to 85 20 Ld TSSOP (Pb-free)
X9241A
3FN8164.1
September 15, 2005
Pin Descriptions
Host Interface Pins
Serial Clock (SCL)
The SCL input is used to clock data into and out of the
X9241A.
Serial Data (SDA)
SDA is a bidirectional pin used to transfer data into and out
of the device. It is an open drain output and may be wire-
ORed with any number of open drain or open collector
outputs. An open drain output requires the use of a pull-up
resistor. For selecting typical values, refer to the guidelines
for calculating typical values on the bus pull-up resistors
graph.
Address
The Address inputs are used to set the least significant 4 bits
of the 8-bit slave address. A match in the slave address
serial data stream must be made with the Address input in
order to initiate communication with the X9241A.
Potentiometer Pins
VH/RH(VH0/RH0—VH3/RH3), VL/RL (VL0/RL0—VL3/RL3)
The RH and RL inputs are equivalent to the terminal
connections on either end of a mechanical potentiometer.
VW/RW (VW0/RW0—VW3/RW3)
The wiper outputs are equivalent to the wiper output of a
mechanical potentiometer.
Pin Configuration
X9241AUP X9241AUP 5 ±10% 50 0 to 70 20 Ld PDIP
X9241AUPZ (Note) X9241AUP Z 0 to 70 20 Ld PDIP (Pb-free)
X9241AUPI X9241AUPI -40 to 85 20 Ld PDIP
X9241AUPIZ (Note) X9241AUPI Z -40 to 85 20 Ld PDIP (Pb-free)
X9241AUS* X9241AUS 0 to 70 20 Ld SOIC
X9241AUSZ* (Note) X9241AUS Z 0 to 70 20 Ld SOIC (Pb-free)
X9241AUSI* X9241AUSI -40 to 85 20 Ld SOIC
X9241AUSIZ* (Note) X9241AUSI Z -40 to 85 20 Ld SOIC (Pb-free)
X9241AUV* X9241AUV 0 to 70 20 Ld TSSOP
X9241AUVZ* (Note) X9241AUV Z 0 to 70 20 Ld TSSOP (Pb-free)
X9241AUVI* X9241AUVI -40 to 85 20 Ld TSSOP
X9241AUVIZ* (Note) X9241AUVI Z -40 to 85 20 Ld TSSOP (Pb-free)
*Add "T1" suffix for tape and reel.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin
plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are
MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
Ordering Information (Continued)
PART NUMBER PART MARKING
VCC LIMITS
(V)
POTENTIOMETER
ORGANIZATION
(K)
TEMP RANGE
(°C) PACKAGE
Pin Names
SYMBOL DESCRIPTION
SCL Serial Clock
SDA Serial Data
A0–A3 Address
VH0/RH0–VH3/RH3,
VL0/RL0–VL3/RL3
Potentiometer Pins (terminal equivalent)
VW0/RW0–VW3/RW3 Potentiometer Pins (wiper equivalent)
VW0/RW0
A0
A2
VH1/RH1
SDA
VSS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
VCC
A1
A3
SCL
DIP/SOIC/TSSOP
X9241A
VL0/RL0
VH0/RH0
VW1/RW1
VL1/RL1
VW3/RW3
VL3/RL3
VH3/RH3
VW2/RW2
VL2/RL2
VH2/RH2
X9241A
4FN8164.1
September 15, 2005
Principles of Operation
The X9241A is a highly integrated microcircuit incorporating
four resistor arrays, their associated registers and counters
and the serial interface logic providing direct communication
between the host and the XDCP potentiometers.
Serial Interface
The X9241A supports a bidirectional bus oriented protocol.
The protocol defines any device that sends data onto the
bus as a transmitter and the receiving device as the receiver.
The device controlling the transfer is a master and the
device being controlled is the slave. The master will always
initiate data transfers and provide the clock for both transmit
and receive operations. Therefore, the X9241A will be
considered a slave device in all applications.
Clock and Data Conventions
Data states on the SDA line can change only during SCL
LOW periods (tLOW). SDA state changes during SCL HIGH
are reserved for indicating start and stop conditions.
Start Condition
All commands to the X9241A are preceded by the start
condition, which is a HIGH to LOW transition of SDA while
SCL is HIGH (tHIGH). The X9241A continuously monitors the
SDA and SCL lines for the start condition and will not
respond to any command until this condition is met.
Stop Condition
All communications must be terminated by a stop condition,
which is a LOW to HIGH transition of SDA while SCL is
HIGH.
Acknowledge
Acknowledge is a software convention used to provide a
positive handshake between the master and slave devices
on the bus to indicate the successful receipt of data. The
transmitting device, either the master or the slave, will
release the SDA bus after transmitting eight bits. The master
generates a ninth clock cycle and during this period the
receiver pulls the SDA line LOW to acknowledge that it
successfully received the eight bits of data. See Figure 7.
The X9241A will respond with an acknowledge after
recognition of a start condition and its slave address and
once again after successful receipt of the command byte. If
the command is followed by a data byte the X9241A will
respond with a final acknowledge.
Array Description
The X9241A is comprised of four resistor arrays. Each array
contains 63 discrete resistive segments that are connected
in series. The physical ends of each array are equivalent to
the fixed terminals of a mechanical potentiometer (VH/RH
and VL/RL inputs).
At both ends of each array and between each resistor
segment is a FET switch connected to the wiper (VW/RW)
output. Within each individual array only one switch may be
turned on at a time. These switches are controlled by the
Wiper Counter Register (WCR). The six least significant bits
of the WCR are decoded to select, and enable, one of sixty-
four switches.
The WCR may be written directly, or it can be changed by
transferring the contents of one of four associated Data
Registers into the WCR. These Data Registers and the WCR
can be read and written by the host system.
Device Addressing
Following a start condition the master must output the
address of the slave it is accessing. The most significant four
bits of the slave address are the device type identifier (refer
to Figure 1 below). For the X9241A this is fixed as 0101[B].
The next four bits of the slave address are the device
address. The physical device address is defined by the state
of the A0-A3 inputs. The X9241A compares the serial data
stream with the address input state; a successful compare of
all four address bits is required for the X9241A to respond
with an acknowledge.
Acknowledge Polling
The disabling of the inputs, during the internal nonvolatile
write operation, can be used to take advantage of the typical
5ms EEPROM write cycle time. Once the stop condition is
issued to indicate the end of the nonvolatile write command
the X9241A initiates the internal write cycle. ACK polling can
be initiated immediately. This involves issuing the start
condition followed by the device slave address. If the
X9241A is still busy with the write operation no ACK will be
returned. If the X9241A has completed the write operation
an ACK will be returned and the master can then proceed
with the next operation.
10 0 A3 A2 A1 A0
Device Type
Identifier
Device Address
1
FIGURE 1. SLAVE ADDRESS
X9241A
5FN8164.1
September 15, 2005
Flow 1. ACK Polling Sequence
Instruction Structure
The next byte sent to the X9241A contains the instruction
and register pointer information. The four most significant
bits are the instruction. The next four bits point to one of four
pots and when applicable they point to one of four
associated registers. The format is shown below in Figure 2.
The four high order bits define the instruction. The next two
bits (P1 and P0) select which one of the four potentiometers
is to be affected by the instruction. The last two bits (R1 and
R0) select one of the four registers that is to be acted upon
when a register oriented instruction is issued.
Four of the nine instructions end with the transmission of the
instruction byte. The basic sequence is illustrated in Figure
3. These two-byte instructions exchange data between the
WCR and one of the data registers. A transfer from a Data
Register to a WCR is essentially a write to a static RAM. The
response of the wiper to this action will be delayed tSTPWV.
A transfer from WCR current wiper position, to a Data
Register is a write to nonvolatile memory and takes a
minimum of tWR to complete. The transfer can occur
between one of the four potentiometers and one of its
associated registers; or it may occur globally, wherein the
transfer occurs between all four of the potentiometers and
one of their associated registers.
Four instructions require a three-byte sequence to complete.
These instructions transfer data between the host and the
X9241A; either between the host and one of the Data
Registers or directly between the host and the WCR. These
instructions are: Read WCR, read the current wiper position
of the selected pot; Write WCR, change current wiper
position of the selected pot; Read Data Register, read the
contents of the selected nonvolatile register; Write Data
Register, write a new value to the selected Data Register.
The sequence of operations is shown in Figure 4.
The Increment/Decrement command is different from the
other commands. Once the command is issued and the
X9241A has responded with an acknowledge, the master
can clock the selected wiper up and/or down in one segment
steps; thereby, providing a fine tuning capability to the host.
For each SCL clock pulse (tHIGH) while SDA is HIGH, the
selected wiper will move one resistor segment towards the
VH/RH terminal. Similarly, for each SCL clock pulse while
SDA is LOW, the selected wiper will move one resistor
segment towards the VL/RL terminal. A detailed illustration
of the sequence and timing for this operation are shown in
Figures 5 and 6 respectively.
Nonvolatile Write
Command Completed
Enter ACK Polling
Issue
START
Issue Slave
Address
ACK
Returned?
FurTher
OperaTion?
Issue
Instruction
Proceed
Issue STOP
No
Yes
Yes
Proceed
Issue STOP
No
I1I2I3 I0 P1 P0 R1 R0
Potentiometer
Select
Register
Select
Instructions
FIGURE 2. INSTRUCTION BYTE FORMAT
X9241A
6FN8164.1
September 15, 2005
S
T
A
R
T
0101A3A2A1A0
AI3 I2 I1 I0 P1 P0 R1 R0
SCL
SDA
S
T
O
P
C
K
A
C
K
FIGURE 3. TWO-BYTE INSTRUCTION SEQUENCE
S
T
A
R
T
0 1 0 1 A3 A2 A1 A0 AI3 I2 I1 I0 P1 P0 R1 R0
SCL
SDA
S
T
O
P
CM DW D5 D4 D3 D2 D1 D0
C
K
A
C
K
A
C
K
FIGURE 4. THREE-BYTE INSTRUCTION SEQUENCE
S
T
A
R
T
0 1 0 1A3A2A1A0 I3 I2 I1 I0 P1 P0 R1 R0
SCL
SDA
S
T
O
P
XX
I
N
C
1
I
N
C
2
I
N
C
n
D
E
C
1
D
E
C
n
A
C
K
A
C
K
FIGURE 5. INCREMENT/DECREMENT INSTRUCTION SEQUENCE
SCL
SDA
VW/RW
INC/DEC
CMD
ISSUED
Voltage Out
tCLWV
FIGURE 6. INCREMENT/DECREMENT TIMING LIMITS
X9241A
7FN8164.1
September 15, 2005
Notes: (10) 1/0 = data is one or zero
(11) X = Not applicable or don’t care; that is , a data register is not involved in the operation and need not be addressed (typical)
TABLE 1. INSTRUCTION SET
INSTRUCTION
INSTRUCTION FORMAT
OPERATIONI3I2I1I0P1P0R1R0
Read WCR 10011/0
(10) 1/0 X(11) X Read the contents of the Wiper Counter Register pointed to by P1 - P0
Write WCR 1010 1/0 1/0 X XWrite new value to the Wiper Counter Register pointed to by P1 - P0
Read Data
Register
1011 1/0 1/01/01/0Read the contents of the Register pointed to by P1 - P0 and R1 - R0
Write Data
Register
1100 1/0 1/01/01/0Write new value to the Register pointed to by P
1 - P0 and R1 - R0
XFR Data
Register to WCR
1101 1/0 1/01/01/0Transfer the contents of the Register pointed to by P
1 - P0 and R1 - R0
to its associated WCR
XFR WCR to
Data Register
1110 1/0 1/01/01/0Transfer the contents of the WCR pointed to by P
1 - P0 to the Register
pointed to by R1 - R0
Global XFR
Data Register to
WCR
0001 X X 1/01/0Transfer the contents of the Data Registers pointed to by R
1 - R0 of all
four pots to their respective WCR
Global XFR
WCR to Data
Register
1000 X X 1/01/0Transfer the contents of all WCRs to their respective data Registers
pointed to by R1 - R0 of all four pots
Increment/
Decrement
Wiper
0010 1/0 1/0 X XEnable Increment/decrement of the WCR pointed to by P1 - P0
SCL from
Data Output
from Transmitter
189
START Acknowledge
Master
Data Output
from Receiver
FIGURE 7. ACKNOWLEDGE RESPONSE FROM RECEIVER
X9241A
8FN8164.1
September 15, 2005
Detailed Operation
All four XDCP potentiometers share the serial interface and
share a common architecture. Each potentiometer is
comprised of a resistor array, a Wiper Counter Register and
four Data Registers. A detailed discussion of the register
organization and array operation follows.
Wiper Counter Register
The X9241A contains four volatile Wiper Counter Registers
(WCR), one for each XDCP potentiometer. The WCR can be
envisioned as a 6-bit parallel and serial load counter with its
outputs decoded to select one of sixty-four switches along its
resistor array. The contents of the WCR can be altered in
four ways: it may be written directly by the host via the Write
WCR instruction (serial load); it may be written indirectly by
transferring the contents of one of four associated Data
Registers via the XFR Data Register instruction (parallel
load); it can be modified one step at a time by the
increment/decrement instruction; finally, it is loaded with the
contents of its Data Register zero (DR0) upon power-up.
The WCR is a volatile register; that is, its contents are lost
when the X9241A is powered-down. Although the register is
automatically loaded with the value in DR0 upon power-up, it
should be noted this may be different from the value present
at power-down.
Data Registers
Each potentiometer has four nonvolatile Data Registers.
These can be read or written directly by the host and data
can be transferred between any of the four Data Registers
and the WCR. It should be noted all operations changing
data in one of these registers is a nonvolatile operation and
will take a maximum of 10ms.
If the application does not require storage of multiple
settings for the potentiometer, these registers can be used
as regular memory locations that could possibly store
system parameters or user preference data.
Serial Data Path
From Interface
Circuitry
Register 0 Register 1
Register 2 Register 3
Serial
Bus
Input
Parallel
Bus
Input
Wiper
Counter
Register
INC/DEC
Logic
UP/DN
CLK
Modified SCL
UP/DN
VH/RH
If WCR = 00[H] then VW/RW = VL/RL
If WCR = 3F[H] then VW/RW = VH/RH
8 6 C
D
e
o
u
n
t
e
r
e
c
o
d
Cascade
DW
CM
Control
Logic
2
VL/RL
VW/RW
FIGURE 8. DETAILED POTENTIOMETER BLOCK DIAGRAM
X9241A
9FN8164.1
September 15, 2005
Cascade Mode
The X9241A provides a mechanism for cascading the
arrays. That is, the sixty-three resistor elements of one array
may be cascaded (linked) with the resistor elements of an
adjacent array. The VL/RL of the higher order array must be
connected to the VH/RH of the lower order array (See
Figure 9).
Cascade Control Bits
The data byte, for the three-byte commands, contains 6 bits
(LSBs) for defining the wiper position plus two high order
bits, CM (Cascade Mode) and DW (Disable Wiper, normal
operation).
The state of the CM bit (bit 7 of WCR) enables or disables
cascade mode. When the CM bit of the WCR is set to “0” the
potentiometer is in the normal operation mode. When the
CM bit of the WCR is set to “1” the potentiometer is
cascaded with its adjacent higher order potentiometer. For
example; if bit 7 of WCR2 is set to “1”, pot 2 will be cascaded
to pot 3.
The state of DW enables or disables the wiper. When the
DW bit of the WCR is set to “0” the wiper is enabled; when
set to “1” the wiper is disabled. If the wiper is disabled, the
wiper terminal will be electrically isolated and float.
When operating in cascade mode VH/RH, VL/RL and the
wiper terminals of the cascaded arrays must be electrically
connected externally. All but one of the wipers must be
disabled. The user can alter the wiper position by writing
directly to the WCR or indirectly by transferring the contents
of the Data Registers to the WCR or by using the
Increment/Decrement command.
When using the Increment/Decrement command the wiper
position will automatically transition between arrays. The
current position of the wiper can be determined by reading
the WCR registers; if the DW bit is “0”, the wiper in that array
is active. If the current wiper position is to be maintained on
power-down a global XFR WCR to Data Register command
must be issued to store the position in NV memory before
power-down.
It is possible to connect three or all four potentiometers in
cascade mode. It is also possible to connect POT 3 to POT 0
as a cascade. The requirements for external connections of
VL/RL, VH/RH and the wipers are the same in these cases.
VH0/RH0
VL0/RL0
VW0/RW0
VL1/RL1
VH1/RH1
VW1/RW1
VL2/RL2
VH2/RH2
VW2/RW2
VL3/RL3
VH3/RH3
VW3/RW3
Pot 0
WCR0
Pot 1
WCR1
Pot 2
WCR2
Pot 3
WCR3
External
Connection
=
FIGURE 9. CASCADING ARRAYS
X9241A
10 FN8164.1
September 15, 2005
Notes: (1) Absolute Linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as
a potentiometer.
(2) Relative Linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potenti-
ometer. It is a measure of the error in step size.
(3) MI = RTOT/63 or (RH–RL)/63, single pot
(4) Max. = all four arrays cascaded together, Typical = individual array resolutions.
Absolute Maximum Ratings Recommended Operating Conditions
Temperature under bias . . . . . . . . . . . . . . . . . . . . . . . .-65 to +135°C
Storage temperature . . . . . . . . . . . . . . . . . . . . . . . . . .-65 to +150°C
Voltage on SCK, SCL or any address
input with respect to VSS . . . . . . . . . . . . . . . . . . . . . . . -1V to +7V
Voltage on any VH/RH, VW/RW or VL/RL
referenced to VSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +6V/-4V
∆V = |VH/RH - VL/RL|. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10V
Lead temperature (soldering, 10 seconds) . . . . . . . . . . . . . . . 300°C
IW (10 seconds) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±6mA
Temperature (Commercial) . . . . . . . . . . . . . . . . . . . . . 0°C to +70°C
Temperature (Industrial). . . . . . . . . . . . . . . . . . . . . . . -40°C to +85°C
Supply Voltage (VCC) Limits
X9241A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5V ± 10%
CAUTION: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only; the functional
operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
Analog Specifications (Over recommended operating conditions unless otherwise stated.)
SYMBOL PARAMETER TEST CONDITION
LIMITS
UNITMIN TYP MAX
RTOTAL End to end resistance -20 +20 %
Power rating 25°C, each pot 50 mW
IW Wiper current See Note 7, 8 mA
RWWiper resistance Wiper Current = ± 1mA (Note 7) 40 130 Ω
VTERM Voltage on any VH/RH, VW/RW or VL/RL Pin -3.0 +5 V
Noise Ref: 1kHz See Note 5 ≤120 dBV
Resolution(4) See Note 5 1.6 0.4 %
Absolute linearity(1) Rw(n)(actual) - Rw(n)(expected) ±1 MI(3)
Relative linearity(2) Rw(n + 1) - [Rw(n) + MI]±0.2MI
(3)
Temperature Coefficient of RTOTAL See Note 5 ±300 ppm/°C
Ratiometric temperature coefficient See Note 5 ±20 ppm/C
CH/CL/CWPotentiometer capacitances See Circuit #3 and Note 5 15/15/25 pF
lAL RH, RI, RW leakage current VIN = VTERM. Device is in stand-by
mode.
0.1 1 µA
DC Electrical Specifications (Over recommended operating conditions unless otherwise stated.)
SYMBOL PARAMETER TEST CONDITION
LIMITS
UNIT
MIN TYP MAX
lCC Supply current (active) fSCL = 100kHz, SDA = Open, Other
Inputs = VSS
3mA
ISB VCC current (standby) SCL = SDA = VCC, Addr. = VSS 200 500 µA
ILI Input leakage current VIN = VSS to VCC 10 µA
ILO Output leakage current VOUT = VSS to VCC 10 µA
VIH Input HIGH voltage 2 VCC + 1 V
VIL Input LOW voltage -1 0.8 V
VOL Output LOW voltage IOL = 3mA 0.4 V
X9241A
11 FN8164.1
September 15, 2005
Power-up Requirements (Power Up sequencing can affect
correct recall of the wiper registers)
The preferred power-on sequence is as follows: First Vcc,
then the potentiometer pins. It is suggested that Vcc reach
90% of its final value before power is applied to the
potentiometer pins. The Vcc ramp rate specification should
be met, and any glitches or slope changes in the Vcc line
should be held to <100mV if possible. Also, Vcc should not
reverse polarity by more than 0.5V.
Notes: (5) This parameter is guaranteed by characterization or sample testing.
(6) tPUR and tPUW are the delays required from the time VCC is stable until the specified operation can be initiated. These parameters are
guaranteed by design.
(7) This parameter is guaranteed by design.
(8) Maximum Wiper Current is derated over temperature. See the Wiper Current Derating Curve.
(9) Ti value denotes the maximum noise glitch pulse width that the device will ig nore on either SCL or SDA pins. Any noise glitch pulse
width that is greater than this maximum value will be considered as a valid clock or data pulse and may cause communication failure to
the device.
Symbol Table
Endurance and Data Retention
PARAMETER MIN UNIT
Minimum endurance 100,000 Data changes per bit per register
Data retention 100 Years
Capacitance
SYMBOL PARAMETER TEST CONDITION MAX UNIT
CI/O(5) Input/output capacitance (SDA) VI/O = 0V 19 pF
CIN(5) Input capacitance (A0, A1, A2, A3 and SCL) VIN = 0V 12 pF
Power-up Timing
SYMBOL PARAMETER MIN TYP MAX UNIT
tPUR(6) Power-up to initiation of read operation 1 ms
tPUW(6) Power-up to initiation of write operation 5 ms
tRVCC VCC Power up ramp rate 0.2 50 V/msec
AC Conditions of Test
Input pulse levels VCC x 0.1 to VCC x 0.9
Input rise and fall times 10ns
Input and output timing levels VCC x 0.5
WAVEFORM INPUTS OUTPUTS
Must be
steady Will be
steady
May change
from LOW
to HIGH
Will change
from LOW
to HIGH
May change
from HIGH
to LOW
Will change
from HIGH
to LOW
Don’t Care:
Changes
Allowed
Changing:
State Not
Known
N/A Center Line
is High
Impedance
X9241A
12 FN8164.1
September 15, 2005
Equivalent AC Test Circuit
Circuit #3 SPICE Macro Model
Guidelines for Calculating
Typical Values of Bus Pull-Up Resistors
DCP Wiper Current De-rating Curve
5V
1533Ω
100pF
SDA Output
RH
CH
10pF CW
RL
CL
RW
RTOTAL
25pF
10pF
Macro Model
120
100
80
40
60
20
20 40 60 80 100 120
00
Bus Capacitance (pF)
Min.
Resistance
Max.
Resistance
RMAX =CBUS
tR
RMIN = IOL MIN
VCC MAX=1.8kΩ
Resistance (kΩ)
7
6
5
3
4
1
20 40 60 70 80 90
00Ambient Temperature (°C)
Maximum DCP Wiper Current
2
5010 30
AC Electrical Specifications (Over recommended operating conditions unless otherwise stated.)
SYMBOL PARAMETER
LIMITS
UNIT
REFERENCE
FIGUREMIN MAX
fSCL(5) SCL clock frequency 0 100 kHz 10
tLOW(5) Clock LOW period 4700 ns 10
tHIGH(5) Clock HIGH period 4000 ns 10
tR(5) SCL and SDA rise time 1000 ns 10
tF(5) SCL and SDA fall time 300 ns 10
Ti(5)(9) Noise suppression time constant (glitch filter) 20 ns 10
tSU:STA(5) Start condition setup time (for a repeated start condition) 4700 ns 10 & 12
tHD:STA(5) Start condition hold time 4000 ns 10 & 12
tSU:DAT(5) Data in setup time 250 ns 10
tHD:DAT(5) Data in hold time 0 ns 10
tAA(5) SCL LOW to SDA data out valid 3500 ns 11
tDH(5) Data out hold time 50 ns 11
tSU:STO(5) Stop condition setup time 4700 ns 10 & 12
tBUF(5) Bus free time prior to new transmission 4700 ns 10
tWR(5) Write cycle time (nonvolatile write operation) 10 ms 13
X9241A
13 FN8164.1
September 15, 2005
tSTPWV(5) Wiper response time from stop generation 500 µs 13
tCLWV(5) Wiper response from SCL LOW 1000 µs 6
tR VCC VCC power-up rate 0.2 50 mV/µs
AC Electrical Specifications (Over recommended operating conditions unless otherwise stated.) (Continued)
SYMBOL PARAMETER
LIMITS
UNIT
REFERENCE
FIGUREMIN MAX
tHIGH
tSU:STA tHD:STA tHD:DAT tSU:DAT
tLOW tF
tSU:STO
tR
tBUF
SCL
SDA
(Data in)
FIGURE 10. INPUT BUS TIMING
tAA tDH
SCL
SDA SDAOUT (ACK) SDAOUT SDAOUT
FIGURE 11. OUTPUT BUS TIMING
tSU:STO
SCL
SDA
tHD:STA
tSU:STA
Stop ConditionStart Condition
(Data in)
FIGURE 12. START STOP TIMING
SCL
SDA
Wiper
Output
Clock 8
SDAIN
Clock 9
ACK
STOP
tWR
tSTPWV
START
FIGURE 13. WRITE CYCLE AND WIPER RESPONSE TIMING
X9241A
14 FN8164.1
September 15, 2005
Packaging Information
0.022 (0.559)
0.014 (0.356)
(3.81) 0.150
(2.92) 0.1150
0.10 (BSC)
(2.54)
1.060 (26.92)
0.980 (24.89)
0.900 (23.66)
Ref.
Pin 1 Index
0.195 (4.95)
0.115 (2.92)
––
0.015 (0.38)
Pin 1
Seating
Plane
0.070 (1.778)
0.045 (1.143)
0.280 (7.11)
0.240 (6.096)
—
0.005 (0.127)
0°
15°
20-Lead Plastic Dual In-Line Package Type P
1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH
0.014 (0.356)
0.008 (0.2032)
0.300
(7.62) (BSC)
NOTE:
X9241A
15 FN8164.1
September 15, 2005
Packaging Information
0.290 (7.37)
0.299 (7.60) 0.393 (10.00)
0.420 (10.65)
0.014 (0.35)
0.020 (0.50)
Pin 1
Pin 1 Index
0.050 (1.27)
0.496 (12.60)
0.508 (12.90)
0.003 (0.10)
0.012 (0.30)
0.092 (2.35)
0.105 (2.65)
(4X) 7°
20-Lead Plastic Small Outline Gull Wing Package Type S
NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
0.420"
0.050" Typical
0.050"
Typical
0.030" Typical
20 Places
FOOTPRINT
0.010 (0.25)
0.020 (0.50)
0.015 (0.40)
0.050 (1.27)
0.007 (0.18)
0.011 (0.28)
0°–8°
X 45°
X9241A
16
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN8164.1
September 15, 2005
Packaging Information
NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
20-Lead Plastic, TSSOP, Package Type V
See Detail “A”
.031 (.80)
.041 (1.05)
.169 (4.3)
.177 (4.5) .252 (6.4) BSC
.025 (.65) BSC
.260 (6.6)
.252 (6.4)
.002 (.05)
.006 (.15)
.047 (1.20)
.0075 (.19)
.0118 (.30)
0° - 8°
.010 (.25)
.019 (.50)
.029 (.75)
Gage Plane
Seating Plane
Detail A (20X)
X9241A
