
2
TRUTH TABLE
PIN DESCRIPTION
APPLICATIONS INFORMATION
The UT54LVDS031LV driver’ s intended use is primarily in an
uncomplicated point-to-point configuration as is shown in
Figure 3. This configuration provides a clean signaling
environment for quick edge rates of the drivers. The receiver is
connected to the driver through a balanced media such as a
standard twisted pair cable, a parallel pair cable, or simply PCB
traces. Typically, the characteristic impedance of the media is
in the range of 100Ω. A termination resistor of 100Ω should be
selected to match the media and is located as close to the receiver
input pins as possible. The termination resistor con vert s the
current sourced by the driver into voltages that are detected by
the receiver. Other configurations are possible such as a multi-
receiver configuration, but the effects of a mid-stream
connector(s), cable stub(s), and other impedance
discontinuities, as well as ground shifting, noise margin limits,
and total termination loading must be taken into account.
The UT54LVDS031LV differential line driver is a balanced
current source design. A current mode driver , has a high output
impedance and supplies a constant current for a range of loads
(a voltage mode driver on the other han d supplies a constant
voltage for a range of loads). Current is switched through the
load in one direction to produce a logic state and in the other
direction to produce the other logic state. The current mode
requires (as discussed above) that a resistive termination be
employed to terminate the signal and to complete the loop as
shown in Figure 3. AC or unterminated configurations are not
allowed. The 3.4mA loop current will develop a differential
voltage of 340mV across the 100Ω termination resistor which
the receiver detects with a 240mV minimum dif fer ential noi se
margin neglecting resistive line losses (driven signal minus
receiver threshold (340mV - 100mV = 240mV)). The signal is
centered around +1.2V (Driver Offset, VOS) with respect to
ground as shown in Figure 4. Note: The steady-state voltage
(VSS) peak-to-peak swing is twice the differential voltage (VOD)
and is typically 680mV.
Enables Input Output
EN EN DIN DOUT+ DOUT-
L H X Z Z
All other combinations
of ENABLE inputs L L H
H H L
Pin No. Name Description
1, 7, 9, 15 DIN Driver input pin, TTL/CMOS
compatible
2, 6, 10, 14 DOUT+ Non-inverting driver output pin,
LVDS levels
3, 5, 1 1, 13 DOUT- Inverting driver output pin,
LVDS levels
4 EN Active high enable pin, OR-ed
with EN
12 EN Active low enable pin, OR-ed
with EN
16 VDD Power supply pin, +3.3V + 0.3V
8V
SS Ground pin
Figure 2. UT54LVDS031LV Pinout
UT54LVDS031LV
Driver
16
15
14
13
12
11
10
9
VDD
DIN4
DOUT4+
DOUT4-
EN
DOUT3-
DOUT3+
DIN3
1
DIN1
2
DOUT1+ 3
DOUT1-
4
EN 5
DOUT2- 6
DOUT2+ 7
DIN2
8
VSS
ENABLE
DATA
INPUT
1/4 UT54LVDS031LV
1/4 UT54LVDS032LV
+
-DATA
OUTPUT
Figure 3. Point-to-Point Application
RT 100Ω