Product Specification PE4273 SPDT Broadband UltraCMOS(R) 5 - 3000 MHz RF Switch Product Description The PE4273 RF Switch is designed for the TV tuner, PCTV, set top box, DTV, DVR and general broadband applications. This device offers industry leading broadband linearity, 1.5 kV ESD tolerance and a simple CMOS interface. It offers a simple alternative solution to pin diode and mechanical relay switches. The PE4273 SPDT Broadband RF Switch is manufactured on Peregrine's UltraCMOS(R) process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS. Features Single-pin or complementary CMOS logic control inputs High ESD tolerance of 1.5 kV Low insertion loss 0.50 dB at 1000 MHz 0.65 dB at 2000 MHz Isolation 34.5 dB at 1000 MHz 25 dB at 2000 MHz Typical input 1 dB compression point of +32 dBm Package type: 6-lead SC-70 Figure 1. Functional Diagram Figure 2. Package Type 6-lead SC-70 ESD RFC R F1 R F2 ESD ESD CMOS Control Driver V2 V2 Document No. 70-0174-05 www.psemi.com (c)2005-2012 Peregrine Semiconductor Corp. All rights reserved. Page 1 of 12 PE4273 Product Specification Table 1. Electrical Specifications @ +25C, VDD = 3V (ZS = ZL = 75 ) Parameter Conditions Min Typical Units 3000 MHz 0.60 0.75 dB dB Operation Frequency 5 - 3000 MHz Insertion Loss 1000 MHz 2000 MHz Isolation (RFC - RF1/RF2) 1000 MHz 2000 MHz 32.5 23 34.5 25 dB dB Isolation (RF1 - RF2) 1000 MHz 2000 MHz 38.5 26 40.5 28 dB dB Return Loss 1000 MHz 2000 MHz 18.5 14 dB dB 50% CTRL to 0.1 dB of final value, 1 GHz 0.725 1.5 s 50% CTRL to 25 dB isolation, 1 GHz 0.625 1.3 s `ON' Switching Time 2 `OFF' Switching Time Video Feedthrough 2 0.50 0.65 1,2 Input 1 dB Compression 2 5 MHz 1000 MHz Input IP3 2 5 MHz, 19 dBm input power 1000 MHz, 19 dBm input power Notes: 5 Max 28 30 <2 mVpp 29 32 dBm dBm 54 53 dBm dBm 1. Measured with a 1 ns risetime, 0/3 V pulse and 500 MHz bandwidth 2. Measured in a 50 system (c)2005-2012 Peregrine Semiconductor Corp. All rights reserved. Page 2 of 12 Document No. 70-0174-05 UltraCMOS(R) RFIC Solutions PE4273 Product Specification Table 4. Absolute Maximum Ratings Figure 3. Pin Configuration (Top View) Symbol pin 1 1 GND 2 RF2 3 273 RF1 6 V2 5 RFC 4 V1 Table 2. Pin Descriptions Pin No. Pin Name 1 RF1 RF Port1 GND Ground connection. Traces should be physically short and connected to ground plane for best performance. 2 3 RF2 4 V1 5 RFC 6 V2 Description RF Port2 Switch control input, CMOS logic level. RF Common 1 This pin supports two interface options: Single-pin control mode. A nominal 3-volt supply connection is required. Complementary-pin control mode. A complementary CMOS control signal to V1 is supplied to this pin. Note: 1. All RF pins must be DC blocked with an external series capacitor or held at 0 VDC Min Max Units VDD Power supply voltage -0.3 4.0 V VI Voltage on any input -0.3 VDD+ 0.3 V TST Storage temperature range -65 150 C TOP Operating temperature range -40 85 C PIN Input power (50 ) 100 - 3000 MHz 5 - 100 MHz 1 1 Parameter/Conditions VESD +34 +32 dBm dBm ESD Voltage (HBM, ML_STD 883 Method 3015.7) 1500 V ESD Voltage (MM, JEDEC, JESD22-A114-B) 100 V Absolute Maximum Ratings are those values listed in the above table. Exceeding these values may cause permanent device damage. Functional operation should be restricted to the limits in the DC Electrical Specifications table. Exposure to absolute maximum ratings for extended periods may affect device reliability. Latch-Up Avoidance Unlike conventional CMOS devices, UltraCMOS(R) devices are immune to latch-up. Table 3. DC Electrical Specifications Parameter VDD Power Supply Voltage Min Typ Max Units 2.7 3.0 3.3 V 8 50 A 0.3x VDD V IDD Power Supply Current (V1 = 3V, V2= 3V) Control Voltage High 0.7x VDD Control Voltage Low Document No. 70-0174-05 www.psemi.com V Electrostatic Discharge (ESD) Precautions When handling this UltraCMOS(R) device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified in Table 4. (c)2005-2012 Peregrine Semiconductor Corp. All rights reserved. Page 3 of 12 PE4273 Product Specification Figure 4. Maximum Operating Input Power 1 Control Logic Input The PE4273 is a versatile RF CMOS switch that supports two operating control modes; single-pin control mode and complementary-pin control mode. Single-pin control mode enables the switch to operate with a single control pin (pin 4) supporting a +3-volt CMOS logic input, and requires a dedicated +3-volt power supply connection (pin 6). This mode of operation reduces the number of control lines required and simplifies the switch control interface typically derived from a CMOS Processor I/O port. Note: 1. Operating within DC limits (Table 3) Table 5. Single-pin Control Logic Truth Table Control Voltages Signal Path Pin 6 (V2) = VDD Pin 4 (V1) = High RFC to RF1 Pin 6 (V2) = VDD Pin 4 (V1) = Low RFC to RF2 Complementary-pin control mode allows the switch to operate using complementary control pins V1 and V2 (pins 4 and 6), that can be directly driven by +3-volt CMOS logic or a suitable Processor I/O port. This enables the PE4273 to operate in positive control voltage mode within the PE4273 operating limits. Table 6. Complementary-pin Control Logic Truth Table Control Voltages Signal Path Pin 6 (V2) = Low Pin 4 (V1) = High RFC to RF1 Pin 6 (V2) = High Pin 4 (V1) = Low RFC to RF2 (c)2005-2012 Peregrine Semiconductor Corp. All rights reserved. Page 4 of 12 Document No. 70-0174-05 UltraCMOS(R) RFIC Solutions PE4273 Product Specification Evaluation Kit The SPDT Switch Evaluation Kit board was designed to ease customer evaluation of the PE4273 SPDT switch. The RF common port is connected through a 75 transmission line to the bottom F connector, J2. Port 1 and Port 2 are connected through 75 transmission lines to two F connectors on either side of the board, J3 and J1. A through transmission line connects F connectors J4 and J5. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated. Figure 5. Evaluation Board Layouts Peregrine Specification 101/0245 The board is constructed of a two metal layer FR4 material with a total thickness of 0.031". The bottom layer provides ground for the RF transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 0.021", trace gaps of 0.030", dielectric thickness of 0.028", copper thickness of 0.0021" and r of 4.3. J6 and J7 provide a means for controlling the DC inputs to the device. The lower left header (J6) is connected to the device V1 input. The lower right header (J7) is connected to the device V2 input. Series resistors (R1 and R2) are provided to reduce the package resonance between RF and DC lines. Footprints for decoupling capacitors (100 pF) are provided on both V1 and V2 traces. It is the responsibility of the customer to determine proper supply decoupling for their design application. Removing these components from the evaluation board has not been shown to degrade RF performance. Document No. 70-0174-05 www.psemi.com (c)2005-2012 Peregrine Semiconductor Corp. All rights reserved. Page 5 of 12 PE4273 Product Specification Figure 6. Evaluation Board Schematic Peregrine Specification 102/0311 (c)2005-2012 Peregrine Semiconductor Corp. All rights reserved. Page 6 of 12 Document No. 70-0174-05 UltraCMOS(R) RFIC Solutions PE4273 Product Specification Typical Performance Data Figure 7. Isolation: RF1 - RF2 @ 25C Figure 8. Isolation: RF1 - RF2 @ 3.0V Figure 9. Isolation: RFC - RF1/RF2 @ 25C Figure 10. Isolation: RFC - RF1/RF2 @ 3.0V Document No. 70-0174-05 www.psemi.com (c)2005-2012 Peregrine Semiconductor Corp. All rights reserved. Page 7 of 12 PE4273 Product Specification Typical Performance Data Figure 11. Insertion Loss @ 25C Figure 13. Return Loss: RF1/RF2 @ 25C (c)2005-2012 Peregrine Semiconductor Corp. All rights reserved. Page 8 of 12 Figure 12. Insertion Loss @ 3.0V Figure 14. Return Loss: RF1/RF2 @ 3.0V Document No. 70-0174-05 UltraCMOS(R) RFIC Solutions PE4273 Product Specification Typical Performance Data Figure 15. Return Loss: RFC/RF1 @ 25C Figure 16. Return Loss: RFC/RF1 @ 3.0V Figure 17. Return Loss: RFC/RF2 @ 25C Figure 18. Return Loss: RFC/RF2 @ 3.0V Document No. 70-0174-05 www.psemi.com (c)2005-2012 Peregrine Semiconductor Corp. All rights reserved. Page 9 of 12 PE4273 Product Specification Typical Performance Data Figure 19. Input 1 dB Compression and IIP3 (c)2005-2012 Peregrine Semiconductor Corp. All rights reserved. Page 10 of 12 Document No. 70-0174-05 UltraCMOS(R) RFIC Solutions PE4273 Product Specification Figure 20. Package Drawing 6-lead SC-70 1.80 2.20 0.65 BSC 0.10 0.30 1.80 2.40 1.15 1.35 0.10 0.40 0.15 0.30 0.80 1.00 0.10 0.18 0.80 1.10 0.00 0.10 Document No. 70-0174-05 www.psemi.com (c)2005-2012 Peregrine Semiconductor Corp. All rights reserved. Page 11 of 12 PE4273 Product Specification Figure 21. Tape and Reel Specifications Pin 1 Tape Feed Direction Table 7. Ordering Information Order Code Part Marking Description Package Shipping Method 4273-00 PE4273-EK PE4273-06SC70-EK Evaluation Kit 1 / Box 4273-51 273 PE4273G-06SC70-7680A Green 6-lead SC-70 7680 units / Canister 4273-52 273 PE4273G-06SC70-3000C Green 6-lead SC-70 3000 units / T&R Sales Contact and Information For sales and contact information please visit www.psemi.com. Advance Information: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. Preliminary Specification: The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification: The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form). The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk. (c)2005-2012 Peregrine Semiconductor Corp. All rights reserved. Page 12 of 12 No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications. The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. Document No. 70-0174-05 UltraCMOS(R) RFIC Solutions