Specications subject to change without notice.
www.taitien.com
sales@taitien.com.tw
44
TC Type
7.0 x 5.0 mm SMD Voltage Controlled Temperature
Compensated Crystal Oscillator
DIMENSION (mm)
FEATURE
- Typical 7.0x5.0x1.85 mm ceramic SMD package.
- For automatic assembly.
- Compactness and light weight.
- Low power consumption.
- VCTCXO available.
TYPICAL APPLICATION
- Femtocell , Base Stations
- WLAN/WiMax/WIFI, Wireless Communications
- Mobile Phone
SOLDER PAD LAYOUT (mm)
1.8
[ SIDE VIEW ]
1.2
2.0max
5.0 ± 0.2
4.2
5.7
[ BOTTOM VIEW ][ TOP VIEW ]
7.0 ± 0.2
TC
Pad Function
1
2
3
4
5
6
7
8
9 Vdd
10
VCON:VCTCXO
GND:TCXO
NC
NC
NC
GND
Output
NC
NC
NC
#10
#1
#2#3#4
#5 #6 #7 #8 #9
5.08 ± 0.2
2.54 ± 0.2
1.4
1.0
1.5
0.8
0.4
RoHS Compliant Standard
Actual Size
"“ 10~26MHz and Pulling <8ppm available
Parameter 5.0 V 3.3 V
Min. Max. Min. Max. Unit
Supply Voltage Variation (V
DD
) 5% 4.75 5.25 3.13 3.47 V
Frequency Range 10 50 10 50 MHz
Frequency Tolerance*
_
±2.0
_
±2.0 ppm
Frequency stability
Vs Supply Voltage (±5%) change
(Clipped Sine Wave)
_
±0.2
_
±0.2
ppm
Vs Load (±10%) change
_
±0.2
_
±0.2
Vs Aging (@1st year)
_
±1.0
_
±1.0 ppm
Supply Current
10 MHz Fo＜ 15 MHz
_
1.5
_
1.5
15 MHz Fo＜ 26 MHz
_
2.0
_
2.0 mA
26 MHz Fo 50 MHz (CMOS)
_
6
_
6
_ _
3.53.5
Output Level (Clipped sine wave) 0.8
_
0.8
_
Vp-p
Load (Clipped Sine Wave) 10 KΩ // 10pF 10 KΩ // 10pF
Control Voltage Range (VCTCXO) 0.5 2.5 0.5 2.5 V
Pulling Range (VCTCXO) ±5.0 ±5.0 ppm
Vc Input Impedance (VCTCXO) 100
_
100
_
KΩ
Phase Noise @ 13.0 MHz 100 Hz -115 -115
1 KHz -135 -135 dBc / Hz
10 KHz -148 -148
Start Time
_
2
_
2 mSec
Storage Temp. Range -55 125 -55 125 °C
Standard frequencies are frequencies which the crystal has been designed and does not imply a stock position.
＊Frequency at 25
°C, 1 hour after reflow.
*○: Available △:Conditional X: Not available
FREQ. STABILITY vs. TEMP. RANGE
ppm
Temp.
(°C)
±0.5 ±1.0
0 ~ +55
-10 ~ +60
-20 ~ +70
-30 ~ +85
-40 ~ +85
ELECTRICAL SPECIFICATION
26 MHz Fo 50 MHz (Clipped Sine Wave)
Packing: Tape& Reel 1000/3000pcs per Reel.
Vs Supply Voltage (±5%) change
(CMOS)
_
±0.3
_
±0.3
Output Level (CMOS)
Output High (Logic “1”)
Output Low (Logic “0”)
Duty
90% V
DD
10% V
DD
90% V
DD
10% V
DD
_
_
_
_
V
45 4555 55 %
15pF 15pFLoad (CMOS)
new_37-64_3.indd 44 2012/5/8 下午 04:07:52
