www.RFM.com E-mail: info@rfm.com Page3of5
©2008 by RF Monolithics, Inc. ZMN2430HPA - 5/20/08
ZMN2430HPA Hardware
The major hardware component of the ZMN2430HPA is
the CC2430 IEEE 802.15.4 compatible transceiver with
integrated 8051 microcontroller. The ZMN2430HPA
operates in the frequency band of 2405 to 2475 MHz at
a nominal output power of 40 mW.
The ZMN2430HPA includes a low noise preamplifier in
the receiver path and a power amplifier in the transmit-
ter path, greatly increasing the operating range of the
CC2430. Two crystals are provided to operate the
CC2430, a 32 MHz crystal for normal operation and a
32.768 kHz crystal for precision sleep mode operation.
The ZMN2430HPA provides a variety of application
hardware interfaces including an SPI interface, UART
interface, three 12-bit ADC inputs, two PWM (DAC) out-
puts, and six general purpose digital I/O ports.
ZMN2430HPA Firmware
The main firmware components in the ZMN2430HPA
include the ZigBee protocol stack and the RFM’s CSM
standard module application profile. The ZigBee proto-
col stack implements networking and security, with
underlying support from the 802.15.4 Media Access
Control (MAC) layer. The CSM profile provides an
application programming interface (API) for all the
ZMN2430HPA hardware interfaces. The CSM profile
includes Network Discovery, Send/Receive Serial Data,
Read/Write SPI Port, Read ADC Inputs, Write DAC
Outputs, Read/Write GPIO and Module Configuration
services. In addition, the CSM profile provides two
sleep modes - timer sleep and interrupt sleep. See the
ZMN2430HP ZigBee Module Developer’s Kit User’s
Manual for complete details of the CSM profile API.
1 8 1 9 2 0 2 1 2 2 2 31 71 6 2 4 2 5 2 6
1 5
1 4
1 3
1 2
1 1
1 0
9
8
7
6
5
Z M N 2 4 3 0 H P A B l o c k D i a g r a m
2 7
C C 2 4 3 0
8 0 2 . 1 5 . 4
R a d i o a n d
M i c r o c o n t r o l l e r
4
3
2
1
R e g
F i l t e r
F i l t e r
G N D
R S V D
R S V D
G P I O 0
U A R T _ T X
UART_RX
G P I O 4
G P I O 5
P W M A
G P I O 2
G P I O 1
G P I O 3
P W M B
V C C
G N D
2 9
+ 3 . 3 V
3 2 M H z3 2 . 7 6 8 k H z
G N D
RESET
ADC1
S P I _ M I S O
S P I _ M O S I
S P I _ E N
S P I _ S C L K
ADC2
ADC REF
N C
N C
S w i t c h
T / R
T / R
P W R
P R E
F i l t e r
ADC0
+ 3 . 3 V
3 0
2 8
T X / R X
C o m b i n e r
C h i p A n t e n n a
Figure 1