9
AT24C02A/04A/08A/16A
0976L–SEEPR–1/04
Device Addressing The 2K , 4K a nd 8K E EPROM d evices all require an 8 bit device address word fo llowing
a start condition to enable the chip for a read or write operation (refer to Figure 1).
The d evice a ddress wo rd consists of a m andat ory one, ze ro sequenc e for the first fo ur
most si g nificant bi ts a s shown . Th i s is common to all the EEPROM devi ce s .
The next 3 bits are the A2, A1 and A0 device address bits fo r the 2K EEPROM. These
3 bits must compare to their corresponding hard-wired input pins.
The 4K EEPR OM only uses the A2 an d A1 de vice address bits with the third bit being a
memory page address bit. The two device addres s bits must compare to their c orre-
spon ding hard-wired input pins. The A0 pin is no-conn ec t.
The 8K EEPROM only uses the A2 device address bit with the next 2 bits b eing for
memory page addressing. The A2 bit must compare to its corresponding hard-wired
input pin. The A1 and A0 pins are no-connect.
The 16K EEPROM does not use the device address pins , which limits the number of
devic es on a single bus to one. The A0, A1 and A2 pins are no-connects.
The ei ghth bit of th e device addres s is th e read/write operat ion select b it. A read opera-
tion is initiated if this bit is high and a write operation is initiated if this bit is lo w.
Up on a compare of the devic e addres s, the EE PR OM w ill out put a ze ro. If a com par e is
no t ma de, the chip will r eturn to a standby state.
Write Operations BYTE WRITE: A write ope ration requires a n 8 bit data word address following the
device address word and acknowledgement. Upon receipt of this address, the EEPROM
will again respond with a zero and the n clock in the first 8 bit data word. Following
receipt of the 8 bit data word, the EEPROM will output a zero and the addressing
devic e, such as a m icrocontro ller, mus t termina te the write sequenc e wi th a s top c on di-
tion. At this time the EEPROM enters an internally-timed write cycle, tWR, to the
nonvolatile memo ry. All inputs are disabled during this write cycle and the EEPROM will
not respond until the write is comple te (refer to F igure 2).
PAGE W RITE: The 2K EEPROM is capable of an 8-byte page write, and the 4K, 8K and
16K devices are cap able of 16-byte page writes.
A p age write is i nitiated t he sam e as a by te write, but th e m icroc ontroller does not send
a stop condition after the first data word is clocked in. Instead, after th e EEPROM
acknowledges receipt of the first data word, the microcontroller can transmit up to seven
(2K) or fifteen (4K, 8 K, 16K) more data words. T he EEPROM will respond with a zero
after each data word received. The microcontroller must terminate the page write
sequence with a stop condition (refer to Figure 3).
Th e dat a word addre ss l ower t hree (2K) or fo ur (4K, 8K, 1 6K) bi ts are intern ally incre-
men ted followin g the receipt of each d ata word. T he higher d ata word addre ss bits are
not incremented, retaining the memory page row location. When the word address,
internally generated, reaches the page boundary, the following byte is placed at t he
beginning of the same page. If more than eight (2K) or sixteen (4K, 8K, 16K) data words
are tr a n s mitt e d t o the EEPR O M, the dat a w ord address will “roll over” and previous data
will be overwritten.
ACKNOW LEDGE POLLING: Once the internally-timed write cycle h as started and the
EEPROM inputs are disabled, acknowledge polling can be initiated. This involves send-
ing a start condition followed by the device address word. The read/write bit is
representative of the operation desired. Only if the internal write cycle has completed
will the EEPROM respond with a ze ro allowing the read or write sequence to continue.