To our customers,
Old Company Name in Catalogs and Other Documents
On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology
Corporation, and Renesas Electronics Corporation took over all the business of both
companies. Therefore, although the old company name remains in this document, it is a valid
Renesas Electronics document. We appreciate your understanding.
Renesas Electronics website: http://www.renesas.com
April 1st, 2010
Renesas Electronics Corporation
Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.
Notice
1. All information included in this document is current as of the date this document is issued. Such information, however, is
subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please
confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to
additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of
semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software,
and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by
you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control
laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas
Electronics products or the technology described in this document for any purpose relating to military applications or use by
the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and
technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited
under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics
does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages
incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and
“Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as
indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular
application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior
written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for
which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way
liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an
application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written
consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise
expressly specified in a Renesas Electronics data sheets or data books, etc.
“Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual
equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
“High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-
crime systems; safety equipment; and medical equipment not specifically designed for life support.
“Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or
systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare
intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics,
especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation
characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or
damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have
specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further,
Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to
guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a
Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire
control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because
the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system
manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental
compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable
laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS
Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with
applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas
Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this
document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-
owned subsidiaries.
(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.
Document No. U16541EJ5V1UD00 (5th edition)
Date Published February 2008 N
Printed in Japan
User’s Manual
V850ES/SG2, V850ES/SG2-H
32-bit Single-Chip Microcontrollers
Hardware
2003, 2008
V850ES/SG2:
μPD703260 μPD70F3263 μPD70F3271 μPD703283
μPD703260Y μPD70F3263Y μPD70F3271Y μPD703283Y
μPD703261 μPD703270 μPD70F3273 μPD70F3281
μPD703261Y μPD703270Y μPD70F3273Y μPD70F3281Y
μPD703262 μPD703271 μPD703280 μPD70F3283
μPD703262Y μPD703271Y μPD703280Y μPD70F3283Y
μPD703263 μPD703272 μPD703281
μPD703263Y μPD703272Y μPD703281Y
μPD70F3261 μPD703273 μPD703282
μPD70F3261Y μPD703273Y μPD703282Y
V850ES/SG2-H:
μPD703262HY μPD70F3263HY μPD703273HY μPD703282HY
μPD703263HY μPD703272HY μPD70F3273HY μPD703283HY
μPD70F3283HY
User’s Manual U16541EJ5V1UD
2
[MEMO]
User’s Manual U16541EJ5V1UD 3
1
2
3
4
VOLTAGE APPLICATION WAVEFORM AT INPUT PIN
Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the
CMOS device stays in the area between V
IL
(MAX) and V
IH
(MIN) due to noise, etc., the device may
malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed,
and also in the transition period when the input level passes through the area between V
IL
(MAX) and
V
IH
(MIN).
HANDLING OF UNUSED INPUT PINS
Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is
possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS
devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed
high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V
DD
or GND
via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must
be judged separately for each device and according to related specifications governing the device.
PRECAUTION AGAINST ESD
A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and
ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as
much as possible, and quickly dissipate it when it has occurred. Environmental control must be
adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that
easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static
container, static shielding bag or conductive material. All test and measurement tools including work
benches and floors should be grounded. The operator should be grounded using a wrist strap.
Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for
PW boards with mounted semiconductor devices.
STATUS BEFORE INITIALIZATION
Power-on does not necessarily define the initial status of a MOS device. Immediately after the power
source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does
not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the
reset signal is received. A reset operation must be executed immediately after power-on for devices
with reset functions.
POWER ON/OFF SEQUENCE
In the case of a device that uses different power supplies for the internal operation and external
interface, as a rule, switch on the external power supply after switching on the internal power supply.
When switching the power supply off, as a rule, switch off the external power supply and then the
internal power supply. Use of the reverse power on/off sequences may result in the application of an
overvoltage to the internal elements of the device, causing malfunction and degradation of internal
elements due to the passage of an abnormal current.
The correct power on/off sequence must be judged separately for each device and according to related
specifications governing the device.
INPUT OF SIGNAL DURING POWER OFF STATE
Do not input signals or an I/O pull-up power supply while the device is not powered. The current
injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and
the abnormal current that passes in the device at this time may cause degradation of internal elements.
Input of signals during the power off state must be judged separately for each device and according to
related specifications governing the device.
NOTES FOR CMOS DEVICES
5
6
User’s Manual U16541EJ5V1UD
4
IECUBE is a registered trademark of NEC Corporation in Japan and Germany.
MINICUBE is a registered trademark of NEC Electronics Corporation in Japan and Germany or a trademark in
the United States of America.
EEPROM, IEBus, and Inter Equipment Bus are trademarks of NEC Electronics Corporation.
Windows and Windows NT are either registered trademarks or trademarks of Microsoft Corporation in the
United States and/or other countries.
PC/AT is a trademark of International Business Machines Corporation.
SPARCstation is a trademark of SPARC International, Inc.
Solaris and SunOS are trademarks of Sun Microsystems, Inc.
User’s Manual U16541EJ5V1UD 5
These commodities, technology or software, must be exported in accordance
with the export administration regulations of the exporting country.
Diversion contrary to the law of that country is prohibited.
The information in this document is current as of October, 2007. The information is subject to
change without notice. For actual design-in, refer to the latest publications of NEC Electronics data
sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not
all products and/or types are available in every country. Please check with an NEC Electronics sales
representative for availability and additional information.
No part of this document may be copied or reproduced in any form or by any means without the prior
written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
appear in this document.
NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual
property rights of third parties by or arising from the use of NEC Electronics products listed in this document
or any other liability arising from the use of such products. No license, express, implied or otherwise, is
granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
Descriptions of circuits, software and other related information in this document are provided for illustrative
purposes in semiconductor product operation and application examples. The incorporation of these
circuits, software and information in the design of a customer's equipment shall be done under the full
responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
customers or third parties arising from the use of these circuits, software and information.
While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products,
customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To
minimize risks of damage to property or injury (including death) to persons arising from defects in NEC
Electronics products, customers must incorporate sufficient safety measures in their design, such as
redundancy, fire-containment and anti-failure features.
NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and
"Specific".
The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-
designated "quality assurance program" for a specific application. The recommended applications of an NEC
Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of
each NEC Electronics product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio
and visual equipment, home electronic appliances, machine tools, personal electronic equipment
and industrial robots.
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster
systems, anti-crime systems, safety equipment and medical equipment (not specifically designed
for life support).
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life
support systems and medical equipment for life support, etc.
The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC
Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications
not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to
determine NEC Electronics' willingness to support a given application.
(Note)
(1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its
majority-owned subsidiaries.
(2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as
defined above).
•
•
•
•
•
•
M8E 02. 11-1
User’s Manual U16541EJ5V1UD
6
PREFACE
Readers This manual is intended for users who wish to understand the functions of the
V850ES/SG2 and V850ES/SG2-H products and design application systems using
these products.
Purpose This manual is intended to give users an understanding of the hardware functions of
the V850ES/SG2 and V850ES/SG2-H shown in the Organization below.
Organization This manual is divided into two parts: Hardware (this manual) and Architecture
(V850ES Architecture User’s Manual).
Hardware Architecture
• Pin functions • Data types
• CPU function • Register set
• On-chip peripheral functions • Instruction format and instruction set
• Flash memory programming • Interrupts and exceptions
• Electrical specifications • Pipeline operation
How to Read This Manual It is assumed that the readers of this manual have general knowledge in the fields of
electrical engineering, logic circuits, and microcontrollers.
To understand the overall functions of the V850ES/SG2 and V850ES/SG2-H
→ Read this manual according to the CONTENTS.
To find the details of a register where the name is known
→ Use APPENDIX C REGISTER INDEX.
Register format
→ The name of the bit whose number is in angle brackets (<>) in the figure of the
register format of each register is defined as a reserved word in the device file.
To understand the details of an instruction function
→ Refer to the V850ES Architecture User’s Manual available separately.
To know the electrical specifications of the V850ES/SG2 and V850ES/SG2-H
→ See CHAPTER 32 ELECTRICAL SPECIFICATIONS.
The “yyy bit of the xxx register” is described as the “xxx.yyy bit” in this manual. Note
with caution that if “xxx.yyy” is described as is in a program, however, the
compiler/assembler cannot recognize it correctly.
The mark <R> shows major revised points. The revised points can be easily
searched by copying an “<R>” in the PDF file and specifying it in the “Find what:” field.
User’s Manual U16541EJ5V1UD 7
Conventions Data significance: Higher digits on the left and lower digits on the right
Active low representation: xxx (overscore over pin or signal name)
Memory map address: Higher addresses on the top and lower addresses on
the bottom
Note: Footnote for item marked with Note in the text
Caution: Information requiring particular attention
Remark: Supplementary information
Numeric representation: Binary ... xxxx or xxxxB
Decimal ... xxxx
Hexadecimal ... xxxxH
Prefix indicating power of 2
(address space, memory
capacity): K (kilo): 210 = 1,024
M (mega): 220 = 1,0242
G (giga): 230 = 1,0243
User’s Manual U16541EJ5V1UD
8
Related Documents The related documents indicated in this publication may include preliminary versions.
However, preliminary versions are not marked as such.
Documents related to V850ES/SG2, V850ES/SG2-H
Document Name Document No.
V850ES Architecture User’s Manual U15943E
V850ES/SG2, V850ES/SG2-H Hardware User’s Manual This manual
Documents related to development tools
Document Name Document No.
IE-V850ES-G1 (In-Circuit Emulator) U16313E
IE-703288-G1-EM1 (In-Circuit Emulator Option Board) U16697E
IE-V850E1-CD-NW (PCMCIA Card Type On-Chip Debug Emulator) U16647E
QB-V850ESSX2 (In-Circuit Emulator) U17091E
QB-V850MINI (On-Chip Debug Emulator) U17638E
QB-MINI2 (On-Chip Debug Emulator with Programming Function) U18371E
Operation U17293E
C Language U17291E
Assembly Language U17292E
CA850 Ver. 3.00 C Compiler Package
Link Directive U17294E
PM+ Ver. 6.30 Project Manager U18416E
ID850 Ver. 3.00 Integrated Debugger Operation U17358E
ID850QB Ver. 3.40 Integrated Debugger Operation U18604E
TW850 Ver. 2.00 Performance Analysis Tuning Tool U17241E
Operation U18601E SM+ System Simulation
User Open Interface U18212E
Basics U13430E
Installation U17419E
Technical U13431E
RX850 Ver. 3.20 Real-Time OS
Task Debugger U17420E
Basics U18165E
Installation U17421E
Technical U13772E
RX850 Pro Ver. 3.21 Real-Time OS
Task Debugger U17422E
AZ850 Ver. 3.30 System Performance Analyzer U17423E
PG-FP4 Flash Memory Programmer U15260E
PG-FP5 Flash Memory Programmer U18865E
User’s Manual U16541EJ5V1UD 9
CONTENTS
CHAPTER 1 INTRODUCTION .................................................................................................................22
1.1 General .....................................................................................................................................22
1.2 Features....................................................................................................................................26
1.3 Application Fields ...................................................................................................................27
1.4 Ordering Information ..............................................................................................................28
1.5 Pin Configuration (Top View).................................................................................................30
1.6 Function Block Configuration................................................................................................35
1.6.1 Internal block diagram ............................................................................................................... 35
1.6.2 Internal units.............................................................................................................................. 36
CHAPTER 2 PIN FUNCTIONS................................................................................................................39
2.1 List of Pin Functions...............................................................................................................39
2.2 Pin States .................................................................................................................................49
2.3 Pin I/O Circuit Types, I/O Buffer Power Supplies, and Connection of Unused Pins........50
2.4 Cautions ...................................................................................................................................54
CHAPTER 3 CPU FUNCTION.................................................................................................................55
3.1 Features....................................................................................................................................55
3.2 CPU Register Set.....................................................................................................................56
3.2.1 Program register set .................................................................................................................. 57
3.2.2 System register set.................................................................................................................... 58
3.3 Operation Modes .....................................................................................................................64
3.3.1 Specifying operation mode ........................................................................................................ 64
3.4 Address Space ........................................................................................................................65
3.4.1 CPU address space................................................................................................................... 65
3.4.2 Wraparound of CPU address space .......................................................................................... 66
3.4.3 Memory map.............................................................................................................................. 67
3.4.4 Areas ......................................................................................................................................... 69
3.4.5 Recommended use of address space ....................................................................................... 75
3.4.6 Peripheral I/O registers.............................................................................................................. 78
3.4.7 Programmable peripheral I/O registers...................................................................................... 89
3.4.8 Special registers ........................................................................................................................ 89
3.4.9 Cautions .................................................................................................................................... 93
CHAPTER 4 PORT FUNCTIONS............................................................................................................98
4.1 Features....................................................................................................................................98
4.2 Basic Port Configuration ........................................................................................................98
4.3 Port Configuration...................................................................................................................99
4.3.1 Port 0....................................................................................................................................... 104
4.3.2 Port 1....................................................................................................................................... 107
4.3.3 Port 3....................................................................................................................................... 108
4.3.4 Port 4....................................................................................................................................... 115
4.3.5 Port 5....................................................................................................................................... 118
User’s Manual U16541EJ5V1UD
10
4.3.6 Port 7 .......................................................................................................................................122
4.3.7 Port 9 .......................................................................................................................................124
4.3.8 Port CM ...................................................................................................................................132
4.3.9 Port CT ....................................................................................................................................134
4.3.10 Port DH....................................................................................................................................136
4.3.11 Port DL ....................................................................................................................................138
4.4 Block Diagrams..................................................................................................................... 141
4.5 Port Register Settings When Alternate Function Is Used ................................................ 171
4.6 Cautions ................................................................................................................................ 179
4.6.1 Cautions on setting port pins ...................................................................................................179
4.6.2 Cautions on bit manipulation instruction for port n register (Pn)...............................................182
4.6.3 Cautions on on-chip debug pins...............................................................................................183
4.6.4 Cautions on P05/INTP2/DRST pin...........................................................................................183
4.6.5 Cautions on P10, P11, and P53 pins when power is turned on ...............................................183
4.6.6 Hysteresis characteristics ........................................................................................................183
4.6.7 Cautions on separate bus mode ..............................................................................................183
CHAPTER 5 BUS CONTROL FUNCTION .......................................................................................... 184
5.1 Features................................................................................................................................. 184
5.2 Bus Control Pins................................................................................................................... 185
5.2.1 Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed...............185
5.2.2 Pin status in each operation mode...........................................................................................185
5.3 Memory Block Function....................................................................................................... 186
5.4 External Bus Interface Mode Control Function................................................................. 187
5.5 Bus Access ........................................................................................................................... 188
5.5.1 Number of clocks for access....................................................................................................188
5.5.2 Bus size setting function ..........................................................................................................189
5.5.3 Access by bus size ..................................................................................................................190
5.6 Wait Function ........................................................................................................................ 197
5.6.1 Programmable wait function ....................................................................................................197
5.6.2 External wait function...............................................................................................................198
5.6.3 Relationship between programmable wait and external wait ...................................................199
5.6.4 Programmable address wait function.......................................................................................200
5.7 Idle State Insertion Function ............................................................................................... 201
5.8 Bus Hold Function................................................................................................................ 202
5.8.1 Functional outline.....................................................................................................................202
5.8.2 Bus hold procedure..................................................................................................................203
5.8.3 Operation in power save mode ................................................................................................203
5.9 Bus Priority ........................................................................................................................... 204
5.10 Bus Timing ............................................................................................................................ 205
CHAPTER 6 CLOCK GENERATION FUNCTION .............................................................................. 211
6.1 Overview................................................................................................................................ 211
6.2 Configuration ........................................................................................................................ 212
6.3 Registers ............................................................................................................................... 214
6.4 Operation............................................................................................................................... 219
6.4.1 Operation of each clock ...........................................................................................................219
<R>
User’s Manual U16541EJ5V1UD 11
6.4.2 Clock output function ............................................................................................................... 219
6.5 PLL Function..........................................................................................................................220
6.5.1 Overview ................................................................................................................................. 220
6.5.2 Registers ................................................................................................................................. 220
6.5.3 Usage ...................................................................................................................................... 223
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP) .................................................................224
7.1 Overview.................................................................................................................................224
7.2 Functions ...............................................................................................................................224
7.3 Configuration.........................................................................................................................225
7.4 Registers ................................................................................................................................227
7.5 Timer Output Operations......................................................................................................240
7.6 Operation................................................................................................................................241
7.6.1 Interval timer mode (TPnMD2 to TPnMD0 bits = 000)............................................................. 248
7.6.2 External event count mode (TPnMD2 to TPnMD0 bits = 001)................................................. 260
7.6.3 External trigger pulse output mode (TPnMD2 to TPnMD0 bits = 010)..................................... 269
7.6.4 One-shot pulse output mode (TPnMD2 to TPnMD0 bits = 011) .............................................. 281
7.6.5 PWM output mode (TPnMD2 to TPnMD0 bits = 100).............................................................. 288
7.6.6 Free-running timer mode (TPnMD2 to TPnMD0 bits = 101) .................................................... 297
7.6.7 Pulse width measurement mode (TPnMD2 to TPnMD0 bits = 110) ........................................ 315
7.7 Selector Function ..................................................................................................................321
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ) ................................................................323
8.1 Overview.................................................................................................................................323
8.2 Functions ...............................................................................................................................323
8.3 Configuration.........................................................................................................................324
8.4 Registers ................................................................................................................................327
8.5 Timer output operations .......................................................................................................343
8.6 Operation................................................................................................................................344
8.6.1 Interval timer mode (TQ0MD2 to TQ0MD0 bits = 000)............................................................ 351
8.6.2 External event count mode (TQ0MD2 to TQ0MD0 bits = 001) ................................................ 362
8.6.3 External trigger pulse output mode (TQ0MD2 to TQ0MD0 bits = 010).................................... 372
8.6.4 One-shot pulse output mode (TQ0MD2 to TQ0MD0 bits = 011) ............................................. 385
8.6.5 PWM output mode (TQ0MD2 to TQ0MD0 bits = 100)............................................................. 394
8.6.6 Free-running timer mode (TQ0MD2 to TQ0MD0 bits = 101) ................................................... 405
8.6.7 Pulse width measurement mode (TQ0MD2 to TQ0MD0 bits = 110)........................................ 426
8.7 Selector Function ..................................................................................................................431
CHAPTER 9 16-BIT INTERVAL TIMER M (TMM).............................................................................432
9.1 Overview.................................................................................................................................432
9.2 Configuration.........................................................................................................................433
9.3 Register ..................................................................................................................................434
9.4 Operation................................................................................................................................435
9.4.1 Interval timer mode.................................................................................................................. 435
9.4.2 Cautions .................................................................................................................................. 439
User’s Manual U16541EJ5V1UD
12
CHAPTER 10 WATCH TIMER FUNCTIONS ...................................................................................... 440
10.1 Functions............................................................................................................................... 440
10.2 Configuration ........................................................................................................................ 441
10.3 Control Registers ................................................................................................................. 443
10.4 Operation............................................................................................................................... 447
10.4.1 Operation as watch timer.........................................................................................................447
10.4.2 Operation as interval timer.......................................................................................................448
10.4.3 Cautions...................................................................................................................................449
CHAPTER 11 FUNCTIONS OF WATCHDOG TIMER 2 ................................................................... 450
11.1 Functions............................................................................................................................... 450
11.2 Configuration ........................................................................................................................ 451
11.3 Registers ............................................................................................................................... 452
11.4 Operation............................................................................................................................... 454
CHAPTER 12 REAL-TIME OUTPUT FUNCTION (RTO)................................................................... 455
12.1 Function................................................................................................................................. 455
12.2 Configuration ........................................................................................................................ 456
12.3 Registers ............................................................................................................................... 458
12.4 Operation............................................................................................................................... 460
12.5 Usage ..................................................................................................................................... 461
12.6 Cautions ................................................................................................................................ 461
CHAPTER 13 A/D CONVERTER ......................................................................................................... 462
13.1 Overview................................................................................................................................ 462
13.2 Functions............................................................................................................................... 462
13.3 Configuration ........................................................................................................................ 463
13.4 Registers ............................................................................................................................... 466
13.5 Operation............................................................................................................................... 477
13.5.1 Basic operation ........................................................................................................................477
13.5.2 Conversion operation timing ....................................................................................................478
13.5.3 Trigger mode ...........................................................................................................................479
13.5.4 Operation mode .......................................................................................................................481
13.5.5 Power-fail compare mode ........................................................................................................485
13.6 Cautions ................................................................................................................................ 490
13.7 How to Read A/D Converter Characteristics Table........................................................... 495
CHAPTER 14 D/A CONVERTER ......................................................................................................... 499
14.1 Functions............................................................................................................................... 499
14.2 Configuration ........................................................................................................................ 499
14.3 Registers ............................................................................................................................... 500
14.4 Operation............................................................................................................................... 502
14.4.1 Operation in normal mode .......................................................................................................502
14.4.2 Operation in real-time output mode..........................................................................................502
14.4.3 Cautions...................................................................................................................................503
User’s Manual U16541EJ5V1UD 13
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA) ..............................................504
15.1 Mode Switching of UARTA and Other Serial Interfaces....................................................504
15.1.1 CSIB4 and UARTA0 mode switching ...................................................................................... 504
15.1.2 UARTA2 and I2C00 mode switching ........................................................................................ 505
15.1.3 UARTA1 and I2C02 mode switching ........................................................................................ 506
15.2 Features..................................................................................................................................507
15.3 Configuration.........................................................................................................................508
15.4 Registers ................................................................................................................................510
15.5 Interrupt Request Signals.....................................................................................................517
15.6 Operation................................................................................................................................518
15.6.1 Data format.............................................................................................................................. 518
15.6.2 SBF transmission/reception format.......................................................................................... 520
15.6.3 SBF transmission .................................................................................................................... 522
15.6.4 SBF reception.......................................................................................................................... 523
15.6.5 UART transmission.................................................................................................................. 525
15.6.6 Continuous transmission procedure ........................................................................................ 526
15.6.7 UART reception ....................................................................................................................... 528
15.6.8 Reception errors ...................................................................................................................... 529
15.6.9 Parity types and operations ..................................................................................................... 531
15.6.10 Receive data noise filter .......................................................................................................... 532
15.7 Dedicated Baud Rate Generator ..........................................................................................533
15.8 Cautions .................................................................................................................................541
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB) ....................................................542
16.1 Mode Switching of CSIB and Other Serial Interfaces........................................................542
16.1.1 CSIB4 and UARTA0 mode switching ...................................................................................... 542
16.1.2 CSIB0 and I2C01 mode switching ............................................................................................ 543
16.2 Features..................................................................................................................................544
16.3 Configuration.........................................................................................................................545
16.4 Registers ................................................................................................................................547
16.5 Interrupt Request Signals.....................................................................................................555
16.6 Operation................................................................................................................................556
16.6.1 Single transfer mode (master mode, transmission mode) ....................................................... 556
16.6.2 Single transfer mode (master mode, reception mode)............................................................. 558
16.6.3 Single transfer mode (master mode, transmission/reception mode)........................................ 560
16.6.4 Single transfer mode (slave mode, transmission mode).......................................................... 562
16.6.5 Single transfer mode (slave mode, reception mode) ............................................................... 564
16.6.6 Single transfer mode (slave mode, transmission/reception mode) .......................................... 566
16.6.7 Continuous transfer mode (master mode, transmission mode) ............................................... 568
16.6.8 Continuous transfer mode (master mode, reception mode)..................................................... 570
16.6.9 Continuous transfer mode (master mode, transmission/reception mode)................................ 573
16.6.10 Continuous transfer mode (slave mode, transmission mode).................................................. 577
16.6.11 Continuous transfer mode (slave mode, reception mode) ....................................................... 579
16.6.12 Continuous transfer mode (slave mode, transmission/reception mode) .................................. 582
16.6.13 Reception error........................................................................................................................ 586
16.6.14 Clock timing............................................................................................................................. 587
16.7 Output Pins ............................................................................................................................589
<R>
<R>
<R>
<R>
<R>
<R>
<R>
User’s Manual U16541EJ5V1UD
14
16.8 Baud Rate Generator............................................................................................................ 590
16.8.1 Baud rate generation ...............................................................................................................591
16.9 Cautions ................................................................................................................................ 592
CHAPTER 17 I2C BUS .......................................................................................................................... 593
17.1 Mode Switching of I2C Bus and Other Serial Interfaces ................................................... 593
17.1.1 UARTA2 and I2C00 mode switching.........................................................................................593
17.1.2 CSIB0 and I2C01 mode switching ............................................................................................594
17.1.3 UARTA1 and I2C02 mode switching.........................................................................................595
17.2 Features................................................................................................................................. 596
17.3 Configuration ........................................................................................................................ 597
17.4 Registers ............................................................................................................................... 601
17.5 I2C Bus Mode Functions....................................................................................................... 617
17.5.1 Pin configuration ......................................................................................................................617
17.6 I2C Bus Definitions and Control Methods .......................................................................... 618
17.6.1 Start condition..........................................................................................................................618
17.6.2 Addresses................................................................................................................................619
17.6.3 Transfer direction specification ................................................................................................620
17.6.4 ACK .........................................................................................................................................621
17.6.5 Stop condition ..........................................................................................................................622
17.6.6 Wait state.................................................................................................................................623
17.6.7 Wait state cancellation method ................................................................................................625
17.7 I2C Interrupt Request Signals (INTIICn) .............................................................................. 626
17.7.1 Master device operation...........................................................................................................627
17.7.2 Slave device operation (when receiving slave address (address match))................................630
17.7.3 Slave device operation (when receiving extension code) ........................................................634
17.7.4 Operation without communication............................................................................................638
17.7.5 Arbitration loss operation (operation as slave after arbitration loss).........................................639
17.7.6 Operation when arbitration loss occurs (no communication after arbitration loss) ...................641
17.8 Interrupt Request Signal (INTIICn) Generation Timing and Wait Control....................... 648
17.9 Address Match Detection Method ...................................................................................... 649
17.10 Error Detection...................................................................................................................... 649
17.11 Extension Code..................................................................................................................... 650
17.12 Arbitration ............................................................................................................................. 651
17.13 Wakeup Function.................................................................................................................. 652
17.14 Communication Reservation............................................................................................... 653
17.14.1 When communication reservation function is enabled (IICFn.IICRSVn bit = 0) .......................653
17.14.2 When communication reservation function is disabled (IICFn.IICRSVn bit = 1).......................657
17.15 Cautions ................................................................................................................................ 658
17.16 Communication Operations ................................................................................................ 659
17.16.1 Master operation in single master system................................................................................660
17.16.2 Master operation in multimaster system ..................................................................................661
17.16.3 Slave operation........................................................................................................................664
17.17 Timing of Data Communication .......................................................................................... 668
CHAPTER 18 IEBus CONTROLLER................................................................................................... 675
18.1 Functions............................................................................................................................... 675
User’s Manual U16541EJ5V1UD 15
18.1.1 Communication protocol of IEBus ........................................................................................... 675
18.1.2 Determination of bus mastership (arbitration).......................................................................... 676
18.1.3 Communication mode.............................................................................................................. 676
18.1.4 Communication address.......................................................................................................... 676
18.1.5 Broadcast communication ....................................................................................................... 677
18.1.6 Transfer format of IEBus ......................................................................................................... 677
18.1.7 Transfer data ........................................................................................................................... 687
18.1.8 Bit format ................................................................................................................................. 689
18.2 Configuration.........................................................................................................................690
18.3 Registers ................................................................................................................................692
18.4 Interrupt Operations of IEBus Controller............................................................................722
18.4.1 Interrupt control block .............................................................................................................. 722
18.4.2 Example of identifying interrupt ............................................................................................... 725
18.4.3 Interrupt source list .................................................................................................................. 728
18.4.4 Communication error source processing list............................................................................ 729
18.5 Interrupt Request Signal Generation Timing and Main CPU Processing........................731
18.5.1 Master transmission ................................................................................................................ 731
18.5.2 Master reception...................................................................................................................... 733
18.5.3 Slave transmission .................................................................................................................. 735
18.5.4 Slave reception........................................................................................................................ 737
18.5.5 Interval of occurrence of interrupt request signal for IEBus control ......................................... 739
CHAPTER 19 CAN CONTROLLER ......................................................................................................743
19.1 Overview.................................................................................................................................743
19.1.1 Features .................................................................................................................................. 743
19.1.2 Overview of functions .............................................................................................................. 744
19.1.3 Configuration ........................................................................................................................... 745
19.2 CAN Protocol .........................................................................................................................746
19.2.1 Frame format........................................................................................................................... 746
19.2.2 Frame types ............................................................................................................................ 747
19.2.3 Data frame and remote frame.................................................................................................. 747
19.2.4 Error frame .............................................................................................................................. 754
19.2.5 Overload frame........................................................................................................................ 755
19.3 Functions ...............................................................................................................................756
19.3.1 Determining bus priority........................................................................................................... 756
19.3.2 Bit stuffing................................................................................................................................ 756
19.3.3 Multi masters ........................................................................................................................... 756
19.3.4 Multi cast ................................................................................................................................. 756
19.3.5 CAN sleep mode/CAN stop mode function.............................................................................. 757
19.3.6 Error control function ............................................................................................................... 757
19.3.7 Baud rate control function........................................................................................................ 762
19.4 Connection with Target System ..........................................................................................766
19.5 Internal Registers of CAN Controller ..................................................................................767
19.5.1 CAN controller configuration.................................................................................................... 767
19.5.2 Register access type ............................................................................................................... 768
19.5.3 Register bit configuration......................................................................................................... 785
19.6 Registers ................................................................................................................................789
19.7 Bit Set/Clear Function...........................................................................................................824
User’s Manual U16541EJ5V1UD
16
19.8 CAN Controller Initialization................................................................................................ 826
19.8.1 Initialization of CAN module.....................................................................................................826
19.8.2 Initialization of message buffer ................................................................................................826
19.8.3 Redefinition of message buffer ................................................................................................826
19.8.4 Transition from initialization mode to operation mode..............................................................828
19.8.5 Resetting error counter C0ERC of CAN module......................................................................828
19.9 Message Reception .............................................................................................................. 829
19.9.1 Message reception ..................................................................................................................829
19.9.2 Reading reception data............................................................................................................830
19.9.3 Receive history list function .....................................................................................................831
19.9.4 Mask function...........................................................................................................................833
19.9.5 Multi buffer receive block function............................................................................................835
19.9.6 Remote frame reception ..........................................................................................................836
19.10 Message Transmission ........................................................................................................ 837
19.10.1 Message transmission .............................................................................................................837
19.10.2 Transmit history list function ....................................................................................................839
19.10.3 Automatic block transmission (ABT) ........................................................................................841
19.10.4 Transmission abort process.....................................................................................................842
19.10.5 Remote frame transmission .....................................................................................................843
19.11 Power Saving Modes............................................................................................................ 844
19.11.1 CAN sleep mode......................................................................................................................844
19.11.2 CAN stop mode .......................................................................................................................846
19.11.3 Example of using power saving modes....................................................................................847
19.12 Interrupt Function................................................................................................................. 848
19.13 Diagnosis Functions and Special Operational Modes ..................................................... 849
19.13.1 Receive-only mode ..................................................................................................................849
19.13.2 Single-shot mode.....................................................................................................................850
19.13.3 Self-test mode..........................................................................................................................851
19.13.4 Transmission/reception operation in each operation mode......................................................852
19.14 Time Stamp Function ........................................................................................................... 853
19.14.1 Time stamp function ................................................................................................................853
19.15 Baud Rate Settings............................................................................................................... 855
19.15.1 Bit rate setting conditions.........................................................................................................855
19.15.2 Representative examples of baud rate settings .......................................................................859
19.16 Operation of CAN Controller ............................................................................................... 863
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER) ................................................................... 889
20.1 Features................................................................................................................................. 889
20.2 Configuration ........................................................................................................................ 890
20.3 Registers ............................................................................................................................... 891
20.4 Transfer Targets ................................................................................................................... 899
20.5 Transfer Modes..................................................................................................................... 899
20.6 Transfer Types...................................................................................................................... 900
20.7 DMA Channel Priorities........................................................................................................ 901
20.8 Time Related to DMA Transfer ............................................................................................ 901
20.9 DMA Transfer Start Factors................................................................................................. 902
20.10 DMA Abort Factors............................................................................................................... 903
20.11 End of DMA Transfer............................................................................................................ 903
<R>
<R>
User’s Manual U16541EJ5V1UD 17
20.12 Operation Timing...................................................................................................................903
20.13 Cautions .................................................................................................................................908
CHAPTER 21 CRC FUNCTION ............................................................................................................912
21.1 Functions ...............................................................................................................................912
21.2 Configuration.........................................................................................................................912
21.3 Registers ................................................................................................................................913
21.4 Operation................................................................................................................................914
21.5 Usage......................................................................................................................................915
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION ...............................................917
22.1 Features..................................................................................................................................917
22.2 Non-Maskable Interrupts ......................................................................................................921
22.2.1 Operation................................................................................................................................. 923
22.2.2 Restore.................................................................................................................................... 924
22.2.3 NP flag..................................................................................................................................... 925
22.3 Maskable Interrupts ..............................................................................................................926
22.3.1 Operation................................................................................................................................. 926
22.3.2 Restore.................................................................................................................................... 928
22.3.3 Priorities of maskable interrupts .............................................................................................. 929
22.3.4 Interrupt control register (xxICn) .............................................................................................. 933
22.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3)........................................................................ 936
22.3.6 In-service priority register (ISPR)............................................................................................. 938
22.3.7 ID flag ...................................................................................................................................... 939
22.3.8 Watchdog timer mode register 2 (WDTM2) ............................................................................. 939
22.4 Software Exception ...............................................................................................................940
22.4.1 Operation................................................................................................................................. 940
22.4.2 Restore.................................................................................................................................... 941
22.4.3 EP flag..................................................................................................................................... 942
22.5 Exception Trap ......................................................................................................................943
22.5.1 Illegal opcode definition ........................................................................................................... 943
22.5.2 Debug trap............................................................................................................................... 945
22.6 External Interrupt Request Input Pins (NMI and INTP0 to INTP7) ....................................947
22.6.1 Noise elimination ..................................................................................................................... 947
22.6.2 Edge detection......................................................................................................................... 947
22.7 Interrupt Acknowledge Time of CPU...................................................................................952
22.8 Periods in Which Interrupts Are Not Acknowledged by CPU...........................................955
22.9 Cautions .................................................................................................................................955
CHAPTER 23 KEY INTERRUPT FUNCTION ......................................................................................956
23.1 Function .................................................................................................................................956
23.2 Register ..................................................................................................................................957
23.3 Cautions .................................................................................................................................957
CHAPTER 24 STANDBY FUNCTION...................................................................................................958
24.1 Overview.................................................................................................................................958
User’s Manual U16541EJ5V1UD
18
24.2 Registers ............................................................................................................................... 960
24.3 HALT Mode............................................................................................................................ 963
24.3.1 Setting and operation status ....................................................................................................963
24.3.2 Releasing HALT mode.............................................................................................................963
24.4 IDLE1 Mode ........................................................................................................................... 965
24.4.1 Setting and operation status ....................................................................................................965
24.4.2 Releasing IDLE1 mode ............................................................................................................966
24.5 IDLE2 Mode ........................................................................................................................... 968
24.5.1 Setting and operation status ....................................................................................................968
24.5.2 Releasing IDLE2 mode ............................................................................................................968
24.5.3 Securing setup time when releasing IDLE2 mode ...................................................................970
24.6 STOP Mode............................................................................................................................ 971
24.6.1 Setting and operation status ....................................................................................................971
24.6.2 Releasing STOP mode ............................................................................................................971
24.6.3 Securing oscillation stabilization time when releasing STOP mode .........................................974
24.7 Subclock Operation Mode ................................................................................................... 975
24.7.1 Setting and operation status ....................................................................................................975
24.7.2 Releasing subclock operation mode ........................................................................................975
24.8 Sub-IDLE Mode ..................................................................................................................... 977
24.8.1 Setting and operation status ....................................................................................................977
24.8.2 Releasing sub-IDLE mode .......................................................................................................978
CHAPTER 25 RESET FUNCTIONS ..................................................................................................... 980
25.1 Overview................................................................................................................................ 980
25.2 Registers to Check Reset Source....................................................................................... 982
25.3 Operation............................................................................................................................... 983
25.3.1 Reset operation via RESET pin ...............................................................................................983
25.3.2 Reset operation by watchdog timer 2 (WDT2RES)..................................................................985
25.3.3 Reset operation by low-voltage detector (LVIRES) (V850ES/SG2 only)..................................987
25.3.4 Reset operation by clock monitor (CLMRES) ..........................................................................988
25.3.5 Operation after reset release ...................................................................................................990
25.3.6 Reset function operation flow...................................................................................................992
25.4 Valid/Invalid of Internal RAM Data ...................................................................................... 993
CHAPTER 26 CLOCK MONITOR ........................................................................................................ 994
26.1 Functions............................................................................................................................... 994
26.2 Configuration ........................................................................................................................ 994
26.3 Register ................................................................................................................................. 995
26.4 Operation............................................................................................................................... 996
CHAPTER 27 LOW-VOLTAGE DETECTOR ....................................................................................... 999
27.1 Functions............................................................................................................................... 999
27.2 Configuration ........................................................................................................................ 999
27.3 Registers ............................................................................................................................. 1000
27.4 Operation............................................................................................................................. 1002
27.4.1 To use for internal reset signal (LVIRES) 19-21 ....................................................................1002
<R>
User’s Manual U16541EJ5V1UD 19
27.4.2 To use for interrupt (INTLVI).................................................................................................. 1003
27.5 RAM Retention Voltage Detection Operation (Provided in Both V850ES/SG2 and
V850ES/SG2-H).....................................................................................................................1004
27.6 Emulation Function (Provided in Both V850ES/SG2 and V850ES/SG2-H) ....................1005
CHAPTER 28 REGULATOR ................................................................................................................1006
28.1 Outline ..................................................................................................................................1006
28.2 Operation..............................................................................................................................1007
CHAPTER 29 ROM CORRECTION FUNCTION ...............................................................................1008
29.1 Overview...............................................................................................................................1008
29.2 Registers ..............................................................................................................................1009
29.3 ROM Correction Operation and Program Flow ................................................................1011
29.4 Cautions ...............................................................................................................................1013
CHAPTER 30 FLASH MEMORY.........................................................................................................1014
30.1 Features................................................................................................................................1014
30.2 Memory Configuration ........................................................................................................1015
30.3 Functional Outline...............................................................................................................1018
30.4 Rewriting by Dedicated Flash Memory Programmer.......................................................1021
30.4.1 Programming environment .................................................................................................... 1021
30.4.2 Communication mode............................................................................................................ 1022
30.4.3 Flash memory control ............................................................................................................ 1031
30.4.4 Selection of communication mode......................................................................................... 1032
30.4.5 Communication commands ................................................................................................... 1033
30.4.6 Pin connection ....................................................................................................................... 1034
30.5 Rewriting by Self Programming.........................................................................................1038
30.5.1 Overview ............................................................................................................................... 1038
30.5.2 Features ................................................................................................................................ 1039
30.5.3 Standard self programming flow ............................................................................................ 1040
30.5.4 Flash functions ...................................................................................................................... 1041
30.5.5 Pin processing ....................................................................................................................... 1041
30.5.6 Internal resources used ......................................................................................................... 1042
CHAPTER 31 ON-CHIP DEBUG FUNCTION....................................................................................1043
31.1 Features................................................................................................................................1043
31.2 Connection Circuit Example ..............................................................................................1044
31.3 Interface Signals..................................................................................................................1044
31.4 Register ................................................................................................................................1046
31.5 Operation..............................................................................................................................1048
31.6 ROM Security Function.......................................................................................................1049
31.6.1 Security ID............................................................................................................................. 1049
31.6.2 Setting ................................................................................................................................... 1050
31.7 Cautions ...............................................................................................................................1052
CHAPTER 32 ELECTRICAL SPECIFICATIONS ................................................................................1053
User’s Manual U16541EJ5V1UD
20
32.1 Absolute Maximum Ratings .............................................................................................. 1053
32.2 Capacitance......................................................................................................................... 1055
32.3 Operating Conditions......................................................................................................... 1055
32.4 Oscillator Characteristics .................................................................................................. 1056
32.4.1 Main clock oscillator characteristics.......................................................................................1056
32.4.2 Subclock oscillator characteristics .........................................................................................1059
32.4.3 PLL characteristics ................................................................................................................1060
32.4.4 Internal oscillator characteristics............................................................................................1060
32.5 Regulator Characteristics.................................................................................................. 1061
32.6 DC Characteristics ............................................................................................................. 1062
32.6.1 I/O level .................................................................................................................................1062
32.6.2 Supply current........................................................................................................................1064
32.7 Data Retention Characteristics ......................................................................................... 1066
32.8 AC Characteristics ............................................................................................................. 1067
32.8.1 CLKOUT output timing...........................................................................................................1068
32.8.2 Bus timing..............................................................................................................................1068
32.9 Basic Operation .................................................................................................................. 1082
32.10 Flash Memory Programming Characteristics.................................................................. 1091
CHAPTER 33 PACKAGE DRAWINGS .............................................................................................. 1094
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS......................................................... 1096
APPENDIX A DEVELOPMENT TOOLS............................................................................................. 1098
A.1 Software Package............................................................................................................... 1103
A.2 Language Processing Software........................................................................................ 1103
A.3 Control Software................................................................................................................. 1103
A.4 Debugging Tools (Hardware) ............................................................................................ 1104
A.4.1 When using in-circuit emulator IE-V850ES-G1 ......................................................................1104
A.4.2 When using IECUBE QB-V850ESSX2 ..................................................................................1106
A.4.3 When using on-chip debug emulator IE-V850E1-CD-NW......................................................1109
A.4.4 When using MINICUBE QB-V850MINI ..................................................................................1110
A.5 Debugging Tools (Software).............................................................................................. 1111
A.6 Embedded Software ........................................................................................................... 1112
A.7 Flash Memory Writing Tools ............................................................................................. 1112
APPENDIX B MAJOR DIFFERENCES BETWEEN V850ES/SG2 AND V850ES/SG2-H ............. 1113
APPENDIX C REGISTER INDEX ....................................................................................................... 1115
APPENDIX D INSTRUCTION SET LIST ........................................................................................... 1127
D.1 Conventions ........................................................................................................................ 1127
D.2 Instruction Set (in Alphabetical Order) ............................................................................ 1130
<R>
<R>
<R>
User’s Manual U16541EJ5V1UD 21
APPENDIX E REVISION HISTORY ....................................................................................................1137
E.1 Major Revisions in This Edition.........................................................................................1137
E.2 Revision History of Previous Editions..............................................................................1147
User’s Manual U16541EJ5V1UD
22
CHAPTER 1 INTRODUCTION
The V850ES/SG2 and V850ES/SG2-H are products in the NEC Electronics V850 single-chip microcontrollers
designed for low-power operation for real-time control applications.
1.1 General
The V850ES/SG2 and V850ES/SG2-H are 32-bit single-chip microcontrollers that include the V850ES CPU core
and peripheral functions such as ROM/RAM, a timer/counter, serial interfaces, an A/D converter, and a D/A converter.
Some models of the V850ES/SG2 and V850ES/SG2-H are provided with IEBusTM (Inter Equipment BusTM) or CAN
(Controller Area Network) as an automotive LAN.
In addition to high real-time response characteristics and 1-clock-pitch basic instructions, the V850ES/SG2 and
V850ES/SG2-H feature multiply instructions, saturated operation instructions, bit manipulation instructions, etc.,
realized by a hardware multiplier, as optimum instructions for digital servo control applications. Moreover, as a real-
time control system, the V850ES/SG2 and V850ES/SG2-H enable an extremely high cost-performance for
applications that require a low power consumption, such as audio and car audio.
Table 1-1 lists the products of the V850ES/SG2 and V850ES/SG2-H.
Models of the V850ES/SG2 and V850ES/SG2-H with expanded I/O, timer/counter, and serial interface functions,
V850ES/SJ2 and V850ES/SJ2-H, are also available. See Table 1-2 V850ES/SJ2, V850ES/SJ2-H Product List.
<R>
<R>
CHAPTER 1 INTRODUCTION
User’s Manual U16541EJ5V1UD 23
Table 1-1. V850ES/SG2, V850ES/SG2-H Product List
ROM Maskable InterruptsFunction
Part Number
Type Size
RAM
Size
Operating
Frequency
(MAX.)
I2C IEBus CAN
External Internal
Non-maskable
Interrupts
μ
PD703260 None
μ
PD703260Y
256 KB 24 KB
On-chip
μ
PD703261 None
μ
PD703261Y
Mask
ROM
On-chip
μ
PD70F3261 None
μ
PD70F3261Y
Flash
memory
384 KB 32 KB
On-chip
μ
PD703262 None
μ
PD703262Y
20 MHz 47
μ
PD703262HY
512 KB 40 KB
32 MHz
On-chip
46
μ
PD703263 None
μ
PD703263Y
20 MHz 47
μ
PD703263HY
Mask
ROM
32 MHz
On-chip
46
μ
PD70F3263 None
μ
PD70F3263Y
20 MHz 47
μ
PD70F3263HY
Flash
memory
640 KB 48 KB
32 MHz
On-chip
None
46
μ
PD703270 None
μ
PD703270Y
256 KB 24 KB
On-chip
μ
PD703271 None
μ
PD703271Y
Mask
ROM
On-chip
μ
PD70F3271 None
μ
PD70F3271Y
Flash
memory
384 KB 32 KB
On-chip
μ
PD703272 None
μ
PD703272Y
20 MHz 51
μ
PD703272HY
512 KB 40 KB
32 MHz
On-chip
50
μ
PD703273 None
μ
PD703273Y
20 MHz 51
μ
PD703273HY
Mask
ROM
32 MHz
On-chip
50
μ
PD70F3273 None
μ
PD70F3273Y
20 MHz 51
μ
PD70F3273HY
Flash
memory
640 KB 48 KB
32 MHz
On-chip
On-chip
None
50
μ
PD703280 None
μ
PD703280Y
256 KB 24 KB
On-chip
μ
PD703281 None
μ
PD703281Y
Mask
ROM
On-chip
μ
PD70F3281 None
μ
PD70F3281Y
Flash
memory
384 KB 32 KB
On-chip
μ
PD703282 None
μ
PD703282Y
20 MHz 51
μ
PD703282HY
512 KB 40 KB
32 MHz
On-chip
50
μ
PD703283 None
μ
PD703283Y
20 MHz 51
μ
PD703283HY
Mask
ROM
32 MHz
On-chip
50
μ
PD70F3283 None
μ
PD70F3283Y
20 MHz 51
μ
PD70F3283HY
Flash
memory
640 KB 48 KB
32 MHz
On-chip
None On-chip
8
50
2
Remark The part numbers of the V850ES/SG2 and V850ES/SG2-H are shown as follows in this manual.
<R>
CHAPTER 1 INTRODUCTION
User’s Manual U16541EJ5V1UD
24
• V850ES/SG2
μ
PD703260, 703260Y, 703261, 703261Y, 703262, 703262Y, 703263, 703263Y, 703270, 703270Y, 703271,
703271Y, 703272, 703272Y, 703273, 703273Y, 703280, 703280Y, 703281, 703281Y, 703282, 703282Y, 703283,
703283Y, 70F3261, 70F3261Y, 70F3263, 70F3263Y, 70F3271, 70F3271Y, 70F3273, 70F3273Y, 70F3281,
70F3281Y, 70F3283, 70F3283Y
• V850ES/SG2-H
μ
PD703262HY, 703263HY, 703272HY, 703273HY, 703282HY, 703283HY, 70F3263HY, 70F3273HY, 70F3283HY
• Mask ROM version
μ
PD703260, 703260Y, 703261, 703261Y, 703262, 703262Y, 703262HY, 703263, 703263Y, 703263HY, 703270,
703270Y, 703271, 703271Y, 703272, 703272Y, 703272HY, 703273, 703273Y, 703273HY, 703280, 703280Y,
703281, 703281Y, 703282, 703282Y, 703282HY, 703283, 703283Y, 703283HY
• Flash memory version
μ
PD70F3261, 70F3261Y, 70F3263, 70F3263Y, 70F3263HY, 70F3271, 70F3271Y, 70F3273, 70F3273Y,
70F3273HY, 70F3281, 70F3281Y, 70F3283, 70F3283Y, 70F3283HY
• I
2C bus version (Y version): All V850ES/SG2-H products have an on-chip I2C bus.
μ
PD703260Y, 703261Y, 703262Y, 703262HY, 703263Y, 703263HY, 703270Y, 703271Y, 703272Y, 703272HY,
703273Y, 703273HY, 703280Y, 703281Y, 703282Y, 703282HY, 703283Y, 703283HY, 70F3261Y, 70F3263Y,
70F3263HY, 70F3271Y, 70F3273Y, 70F3273HY, 70F3281Y, 70F3283Y, 70F3283HY
• General-purpose version
μ
PD703260, 703260Y, 703261, 703261Y, 703262, 703262Y, 703262HY, 703263, 703263Y, 703263HY, 70F3261,
70F3261Y, 70F3263, 70F3263Y, 70F3263HY
• IEBus controller version
μ
PD703270, 703270Y, 703271, 703271Y, 703272, 703272Y, 703272HY, 703273, 703273Y, 703273HY, 70F3271,
70F3271Y, 70F3273, 70F3273Y, 70F3273HY
• CAN controller version
μ
PD703280, 703280Y, 703281, 703281Y, 703282, 703282Y, 703282HY, 703283, 703283Y, 703283HY, 70F3281,
70F3281Y, 70F3283, 70F3283Y, 70F3283HY
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
CHAPTER 1 INTRODUCTION
User’s Manual U16541EJ5V1UD 25
Table 1-2. V850ES/SJ2, V850ES/SJ2-H Product List
ROM Maskable InterruptsFunction
Part Number Type Size
RAM
Size
Operating
Frequency (MAX.)
I2C IEBus CAN
External Internal
Non-Maskable
Interrupts
μ
PD703264 None
μ
PD703264Y
Mask ROM
On-chip
μ
PD70F3264 None
μ
PD70F3264Y
Flash
memory
384 KB 32 KB
On-chip
μ
PD703265 None
μ
PD703265Y
20 MHz 60
μ
PD703265HY
512 KB 40 KB
32 MHz
On-chip
59
μ
PD703266 None
μ
PD703266Y
20 MHz 60
μ
PD703266HY
Mask ROM
32 MHz
On-chip
59
μ
PD70F3266 None
μ
PD70F3266Y
20 MHz 60
μ
PD70F3266HY
Flash
memory
640 KB 48 KB
32 MHz
On-chip
None
59
μ
PD703274 None
μ
PD703274Y
Mask ROM
On-chip
μ
PD70F3274 None
μ
PD70F3274Y
Flash
memory
384 KB 32 KB
On-chip
μ
PD703275 None
μ
PD703275Y
20 MHz 64
μ
PD703275HY
512 KB 40 KB
32 MHz
On-chip
63
μ
PD703276 None
μ
PD703276Y
20 MHz 64
μ
PD703276HY
Mask ROM
32 MHz
On-chip
63
μ
PD70F3276 None
μ
PD70F3276Y
20 MHz 64
μ
PD70F3276HY
Flash
memory
640 KB 48 KB
32 MHz
On-chip
On-chip
None
63
μ
PD703284 None
μ
PD703284Y
Mask ROM
On-chip
μ
PD70F3284 None
μ
PD70F3284Y
Flash
memory
384 KB 32 KB
On-chip
μ
PD703285 None
μ
PD703285Y
20 MHz 64
μ
PD703285HY
512 KB 40 KB
32 MHz
On-chip
63
μ
PD703286 None
μ
PD703286Y
20 MHz 64
μ
PD703286HY
Mask ROM
32 MHz
On-chip
63
μ
PD70F3286 None
μ
PD70F3286Y
20 MHz 64
μ
PD70F3286HY
Flash
memory
640 KB 48 KB
32 MHz
On-chip
1 ch
63
μ
PD703287 None
μ
PD703287Y
20 MHz 68
μ
PD703287HY
512 KB 40 KB
32 MHz
On-chip
67
μ
PD703288 None
μ
PD703288Y
20 MHz 68
μ
PD703288HY
Mask ROM
32 MHz
On-chip
67
μ
PD70F3288 None
μ
PD70F3288Y
20 MHz 68
μ
PD70F3286HY
Flash
memory
640 KB 48 KB
32 MHz
On-chip
None
2 ch
9
67
2
<R>
CHAPTER 1 INTRODUCTION
User’s Manual U16541EJ5V1UD
26
1.2 Features
{ Minimum instruction execution time:
V850ES/SG2: 50 ns (operating with main clock (fXX) = 20 MHz)
V850ES/SG2-H: 31.25 ns (operating with main clock (fXX) = 32 MHz)
{ General-purpose registers: 32 bits × 32 registers
{ CPU features: Signed multiplication (16 × 16 → 32): 1 to 2 clocks
Signed multiplication (32 × 32 → 64): 1 to 5 clocks
Saturated operations (overflow and underflow detection functions included)
32-bit shift instruction: 1 clock
Bit manipulation instructions
Load/store instructions with long/short format
{ Memory space: 64 MB of linear address space (for programs and data)
External expansion: Up to 4 MB
• Internal memory: RAM: 24/32/40/48 KB (see Table 1-1)
Mask ROM: 256/384/512/640 KB (see Table 1-1)
Flash memory: 384/640 KB (see Table 1-1)
• External bus interface: Separate bus/multiplexed bus output selectable
8/16 bit data bus sizing function
Wait function
• Programmable wait function
• External wait function
Idle state function
Bus hold function
{ Interrupts and exceptions: Non-maskable interrupts: 2 sources
Maskable interrupts: 54/55/58/59 sources (see Table 1-1)
Software exceptions: 32 sources
Exception trap: 2 sources
{ I/O lines: I/O ports: 84
{ Timer function: 16-bit interval timer M (TMM): 1 channel
16-bit timer/event counter P (TMP): 6 channels
16-bit timer/event counter Q (TMQ): 1 channel
Watch timer: 1 channel
Watchdog timer: 1 channel
{ Real-time output port: 6 bits × 1 channel
{ Serial interface: Asynchronous serial interface A (UARTA)
3-wire variable-length serial interface B (CSIB)
I
2C bus interface (I2C) (I2C bus versions (Y products) only)
UARTA/CSIB: 1 channel
UARTA/I2C: 2 channels
CSIB/I2C: 1 channel
CSIB: 3 channels
{ IEBus controller: 1 channel (IEBus controller version only)
{ CAN controller: 1 channel (CAN controller version only)
{ A/D converter: 10-bit resolution: 12 channels
{ D/A converter: 8-bit resolution: 2 channels
{ DMA controller: 4 channels
{ CRC function: 16-bit error detection codes are generated for data in 8-bit units
<R>
<R>
<R>
CHAPTER 1 INTRODUCTION
User’s Manual U16541EJ5V1UD 27
{ On-chip debug function: JTAG interface (flash memory version only)
{ ROM correction: 4 correction addresses specifiable
{ Clock generator: During main clock or subclock operation
7-level CPU clock (fXX, fXX/2, fXX/4, fXX/8, fXX/16, fXX/32, fXT)
Clock-through mode/PLL mode selectable
{ Internal oscillation clock: 200 kHz (TYP.)
{ Power-save functions: HALT/IDLE1/IDLE2/STOP/subclock/sub-IDLE mode
{ Package: 100-pin plastic QFP (14 × 20) (V850ES/SG2 only (see 1.4 Ordering Information))
100-pin plastic LQFP (fine pitch) (14 × 14)
1.3 Application Fields
Audio, car audio, consumer devices
<R>
CHAPTER 1 INTRODUCTION
User’s Manual U16541EJ5V1UD
28
1.4 Ordering Information
(1) V850ES/SG2
Part Number Package Internal ROM
μ
PD703260GC-xxx-8EA-A
μ
PD703260GF-xxx-JBT-A
μ
PD703260YGC-xxx-8EA-A
μ
PD703260YGF-xxx-JBT-A
μ
PD703261GC-xxx-8EA-A
μ
PD703261GF-xxx-JBT-A
μ
PD703261YGC-xxx-8EA-A
μ
PD703261YGF-xxx-JBT-A
μ
PD703262GC-xxx-8EA-A
μ
PD703262YGC-xxx-8EA-A
μ
PD703263GC-xxx-8EA-A
μ
PD703263YGC-xxx-8EA-A
μ
PD703270GC-xxx-8EA-A
μ
PD703270GF-xxx-JBT-A
μ
PD703270YGC-xxx-8EA-A
μ
PD703270YGF-xxx-JBT-A
μ
PD703271GC-xxx-8EA-A
μ
PD703271GF-xxx-JBT-A
μ
PD703271YGC-xxx-8EA-A
μ
PD703271YGF-xxx-JBT-A
μ
PD703272GC-xxx-8EA-A
μ
PD703272YGC-xxx-8EA-A
μ
PD703273GC-xxx-8EA-A
μ
PD703273YGC-xxx-8EA-A
μ
PD703280GC-xxx-8EA-A
μ
PD703280YGC-xxx-8EA-A
μ
PD703281GC-xxx-8EA-A
μ
PD703281YGC-xxx-8EA-A
μ
PD703282GC-xxx-8EA-A
μ
PD703282YGC-xxx-8EA-A
μ
PD703283GC-xxx-8EA-A
μ
PD703283YGC-xxx-8EA-A
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic QFP (14 × 20)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic QFP (14 × 20)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic QFP (14 × 20)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic QFP (14 × 20)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic QFP (14 × 20)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic QFP (14 × 20)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic QFP (14 × 20)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic QFP (14 × 20)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
256 KB (mask ROM)
256 KB (mask ROM)
256 KB (mask ROM)
256 KB (mask ROM)
384 KB (mask ROM)
384 KB (mask ROM)
384 KB (mask ROM)
384 KB (mask ROM)
512 KB (mask ROM)
512 KB (mask ROM)
640 KB (mask ROM)
640 KB (mask ROM)
256 KB (mask ROM)
256 KB (mask ROM)
256 KB (mask ROM)
256 KB (mask ROM)
384 KB (mask ROM)
384 KB (mask ROM)
384 KB (mask ROM)
384 KB (mask ROM)
512 KB (mask ROM)
512 KB (mask ROM)
640 KB (mask ROM)
640 KB (mask ROM)
256 KB (mask ROM)
256 KB (mask ROM)
384 KB (mask ROM)
384 KB (mask ROM)
512 KB (mask ROM)
512 KB (mask ROM)
640 KB (mask ROM)
640 KB (mask ROM)
Remarks 1. xxx indicates ROM code suffix.
2. V850ES/SG2 microcontrollers are lead-free products.
<R>
CHAPTER 1 INTRODUCTION
User’s Manual U16541EJ5V1UD 29
Part Number Package Internal ROM
μ
PD70F3261GC-8EA-A
μ
PD70F3261GF-JBT-A
μ
PD70F3261YGC-8EA-A
μ
PD70F3261YGF-JBT-A
μ
PD70F3263GC-8EA-A
μ
PD70F3263YGC-8EA-A
μ
PD70F3271GC-8EA-A
μ
PD70F3271GF-JBT-A
μ
PD70F3271YGC-8EA-A
μ
PD70F3271YGF-JBT-A
μ
PD70F3273GC-8EA-A
μ
PD70F3273YGC-8EA-A
μ
PD70F3281GC-8EA-A
μ
PD70F3281YGC-8EA-A
μ
PD70F3283GC-8EA-A
μ
PD70F3283YGC-8EA-A
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic QFP (14 × 20)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic QFP (14 × 20)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic QFP (14 × 20)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic QFP (14 × 20)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
100-pin plastic LQFP (fine pitch) (14 × 14)
384 KB (flash memory)
384 KB (flash memory)
384 KB (flash memory)
384 KB (flash memory)
640 KB (flash memory)
640 KB (flash memory)
384 KB (flash memory)
384 KB (flash memory)
384 KB (flash memory)
384 KB (flash memory)
640 KB (flash memory)
640 KB (flash memory)
384 KB (flash memory)
384 KB (flash memory)
640 KB (flash memory)
640 KB (flash memory)
Remark V850ES/SG2 microcontrollers are lead-free products.
(2) V850ES/SG2-H
Part Number Package Internal ROM
μ
PD703262HYGC-xxx-8EA-A
μ
PD703263HYGC-xxx-8EA-A
μ
PD703272HYGC-xxx-8EA-A
μ
PD703273HYGC-xxx-8EA-A
μ
PD703282HYGC-xxx-8EA-A
μ
PD703283HYGC-xxx-8EA-A
μ
PD70F3263HYGC-8EA-A
μ
PD70F3273HYGC-8EA-A
μ
PD70F3283HYGC-8EA-A
100-pin plastic QFP (14 × 20)
100-pin plastic QFP (14 × 20)
100-pin plastic QFP (14 × 20)
100-pin plastic QFP (14 × 20)
100-pin plastic QFP (14 × 20)
100-pin plastic QFP (14 × 20)
100-pin plastic QFP (14 × 20)
100-pin plastic QFP (14 × 20)
100-pin plastic QFP (14 × 20)
512 KB (mask ROM)
640 KB (mask ROM)
512 KB (mask ROM)
640 KB (mask ROM)
512 KB (mask ROM)
640 KB (mask ROM)
640 KB (flash memory)
640 KB (flash memory)
640 KB (flash memory)
Remarks 1. xxx indicates ROM code suffix.
2. V850ES/SG2 microcontrollers are lead-free products.
CHAPTER 1 INTRODUCTION
User’s Manual U16541EJ5V1UD
30
1.5 Pin Configuration (Top View)
100-pin plastic LQFP (fine pitch) (14 × 14)
• V850ES/SG2
μ
PD703260GC-xxx-8EA-A
μ
PD703270GC-xxx-8EA-A
μ
PD703280GC-xxx-8EA-A
μ
PD703260YGC-xxx-8EA-A
μ
PD703270YGC-xxx-8EA-A
μ
PD703280YGC-xxx-8EA-A
μ
PD703261GC-xxx-8EA-A
μ
PD703271GC-xxx-8EA-A
μ
PD703281GC-xxx-8EA-A
μ
PD703261YGC-xxx-8EA-A
μ
PD703271YGC-xxx-8EA-A
μ
PD703281YGC-xxx-8EA-A
μ
PD703262GC-xxx-8EA-A
μ
PD703272GC-xxx-8EA-A
μ
PD703282GC-xxx-8EA-A
μ
PD703262YGC-xxx-8EA-A
μ
PD703272YGC-xxx-8EA-A
μ
PD703282YGC-xxx-8EA-A
μ
PD703263GC-xxx-8EA-A
μ
PD703273GC-xxx-8EA-A
μ
PD703283GC-xxx-8EA-A
μ
PD703263YGC-xxx-8EA-A
μ
PD703273YGC-xxx-8EA-A
μ
PD703283YGC-xxx-8EA-A
μ
PD70F3261GC-8EA-A
μ
PD70F3271GC-8EA-A
μ
PD70F3281GC-8EA-A
μ
PD70F3261YGC-8EA-A
μ
PD70F3271YGC-8EA-A
μ
PD70F3281YGC-8EA-A
μ
PD70F3263GC-8EA-A
μ
PD70F3273GC-8EA-A
μ
PD70F3283GC-8EA-A
μ
PD70F3263YGC-8EA-A
μ
PD70F3273YGC-8EA-A
μ
PD70F3283YGC-8EA-A
• V850ES/SG2-H
μ
PD703262HYGC-xxx-8EA-A
μ
PD703272HYGC-xxx-8EA-A
μ
PD703282HYGC-xxx-8EA-A
μ
PD703263HYGC-xxx-8EA-A
μ
PD703273HYGC-xxx-8EA-A
μ
PD703283HYGC-xxx-8EA-A
μ
PD70F3263HYGC-8EA-A
μ
PD70F3273HYGC-8EA-A
μ
PD70F3283HYGC-8EA-A
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
CHAPTER 1 INTRODUCTION
User’s Manual U16541EJ5V1UD 31
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
P70/ANI0
Note 9
P71/ANI1
Note 9
P72/ANI2
Note 9
P73/ANI3
Note 9
P74/ANI4
Note 9
P75/ANI5
Note 9
P76/ANI6
Note 9
P77/ANI7
Note 9
P78/ANI8
Note 9
P79/ANI9
Note 9
P710/ANI10
Note 9
P711/ANI11
Note 9
PDH1/A17
PDH0/A16
PDL15/AD15
PDL14/AD14
PDL13/AD13
PDL12/AD12
PDL11/AD11
PDL10/AD10
PDL9/AD9
PDL8/AD8
PDL7/AD7
PDL6/AD6
PDL5/AD5/FLMD1
Note 1
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
P31/RXDA0/INTP7/SIB4
P32/ASCKA0/SCKB4/TIP00/TOP00
P33/TIP01/TOP01
P34/TIP10/TOP10
P35/TIP11/TOP11
P36/CTXD0
Note 4
/IETX0
Note 5
P37/CRXD0
Note 4
/IERX0
Note 5
EV
SS
EV
DD
P38/TXDA2/SDA00
Note 3
P39/RXDA2/SCL00
Note 3
P50/TIQ01/KR0/TOQ01/RTP00
P51/TIQ02/KR1/TOQ02/RTP01
P52/TIQ03/KR2/TOQ03/RTP02/DDI
Note 6
P53/SIB2/KR3/TIQ00/TOQ00/RTP03/DDO
Note 6
P54/SOB2/KR4/RTP04/DCK
Note 6
P55/SCKB2/KR5/RTP05/DMS
Note 6
P90/A0
Note 8
/KR6/TXDA1/SDA02
Note 3
P91/A1
Note 8
/KR7/RXDA1/SCL02
Note 3
P92/A2
Note 8
/TIP41/TOP41
P93/A3
Note 8
/TIP40/TOP40
P94/A4
Note 8
/TIP31/TOP31
P95/A5
Note 8
/TIP30/TOP30
P96/A6
Note 8
/TIP21/TOP21
P97/A7
Note 8
/SIB1/TIP20/TOP20
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
PDL4/AD4
PDL3/AD3
PDL2/AD2
PDL1/AD1
PDL0/AD0
BV
DD
BV
SS
PCT6/ASTB
PCT4/RD
PCT1/WR1
PCT0/WR0
PCM3/HLDRQ
PCM2/HLDAK
PCM1/CLKOUT
PCM0/WAIT
PDH3/A19
PDH2/A18
P915/A15
Note 8
/INTP6/TIP50/TOP50
P914/A14
Note 8
/INTP5/TIP51/TOP51
P913/A13
Note 8
/INTP4
P912/A12
Note 8
/SCKB3
P911/A11
Note 8
/SOB3
P910/A10
Note 8
/SIB3
P99/A9
Note 8
/SCKB1
P98/A8
Note 8
/SOB1
AV
REF0
AV
SS
P10/ANO0
P11/ANO1
AV
REF1
PDH4/A20
PDH5/A21
IC
Note 1
/FLMD0
Note 1
V
DD
REGC
Note 2
V
SS
X1
X2
RESET
XT1
XT2
P02/NMI
P03/INTP0/ADTRG
P04/INTP1
P05/INTP2/DRST
Notes 6, 7
P06/INTP3
P40/SIB0/SDA01
Note 3
P41/SOB0/SCL01
Note 3
P42/SCKB0
P30/TXDA0/SOB4
Notes 1. IC: Directly connect this pin to VSS (mask ROM version only).
FLMD0: Connect these pins to VSS in the normal mode (flash memory version only).
FLMD1: Flash memory version only
2. Connect the REGC pin to VSS via a 4.7
μ
F capacitor.
3. SCL00 to SCL02 and SDA00 to SDA02 are valid only in the I2C bus version (Y product).
4. CTXD0 and CRXD0 are valid only in the CAN controller version.
5. IETX0 and IERX0 are valid only in the IEBus controller version.
6. DRST, DDI, DDO, DCK, and DMS are valid only in the flash memory version.
7. Fix this pin to the low level from when the reset status has been released until the OCDM.OCDM0 bit is
cleared (0) when the on-chip debug function is not used. For details, see 4.6.3 Cautions on on-chip
debug pins.
8. Port 9 cannot be used as port pins or other alternate-function pins when the A0 to A15 pins are used in
the separate bus mode.
9. To use port 7 (P70/ANI0 to P711/ANI11) as A/D converter function pins and port I/O pins in mix, be
sure to observe usage cautions (refer to 13.6 (4) Alternate I/O).
<R>
<R>
<R>
CHAPTER 1 INTRODUCTION
User’s Manual U16541EJ5V1UD
32
100-pin plastic QFP (14 × 20)
μ
PD703260GF-xxx-JBT-A
μ
PD703270GF-xxx-JBT-A
μ
PD70F3261GF-JBT-A
μ
PD703260YGF-xxx-JBT-A
μ
PD703270YGF-xxx-JBT-A
μ
PD70F3261YGF-JBT-A
μ
PD703261GF-xxx-JBT-A
μ
PD703271GF-xxx-JBT-A
μ
PD70F3271GF-JBT-A
μ
PD703261YGF-xxx-JBT-A
μ
PD703271YGF-xxx-JBT-A
μ
PD70F3271YGF-JBT-A
<R>
<R>
<R>
<R>
CHAPTER 1 INTRODUCTION
User’s Manual U16541EJ5V1UD 33
P72/ANI2
Note 9
P73/ANI3
Note 9
P74/ANI4
Note 9
P75/ANI5
Note 9
P76/ANI6
Note 9
P77/ANI7
Note 9
P78/ANI8
Note 9
P79/ANI9
Note 9
P710/ANI10
Note 9
P711/ANI11
Note 9
PDH1/A17
PDH0/A16
PDL15/AD15
PDL14/AD14
PDL13/AD13
PDL12/AD12
PDL11/AD11
PDL10/AD10
PDL9/AD9
PDL8/AD8
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
P34/TIP10/TOP10
P35/TIP11/TOP11
P36/CTXD0
Note 4
/IETX0
Note 5
P37/CRXD0
Note 4
/IERX0
Note 5
EV
SS
EV
DD
P38/TXDA2/SDA00
Note 3
P39/RXDA2/SCL00
Note 3
P50/TIQ01/KR0/TOQ01/RTP00
P51/TIQ02/KR1/TOQ02/RTP01
P52/TIQ03/KR2/TOQ03/RTP02/DDI
Note 6
P53/SIB2/KR3/TIQ00/TOQ00/RTP03/DDO
Note 6
P54/SOB2/KR4/RTP04/DCK
Note 6
P55/SCKB2/KR5/RTP05/DMS
Note 6
P90/A0
Note 8
/KR6/TXDA1/SDA02
Note 3
P91/A1
Note 8
/KR7/RXDA1/SCL02
Note 3
P92/A2
Note 8
/TIP41/TOP41
P93/A3
Note 8
/TIP40/TOP40
P94/A4
Note 8
/TIP31/TOP31
P95/A5
Note 8
/TIP30/TOP30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
PDL7/AD7
PDL6/AD6
PDL5/AD5/FLMD1
Note 1
PDL4/AD4
PDL3/AD3
PDL2/AD2
PDL1/AD1
PDL0/AD0
BV
DD
BV
SS
PCT6/ASTB
PCT4/RD
PCT1/WR1
PCT0/WR0
PCM3/HLDRQ
PCM2/HLDAK
PCM1/CLKOUT
PCM0/WAIT
PDH3/A19
PDH2/A18
P915/A15
Note 8
/INTP6/TIP50/TOP50
P914/A14
Note 8
/INTP5/TIP51/TOP51
P913/A13
Note 8
/INTP4
P912/A12
Note 8
/SCKB3
P911/A11
Note 8
/SOB3
P910/A10
Note 8
/SIB3
P99/A9
Note 8
/SCKB1
P98/A8
Note 8
/SOB1
P97/A7
Note 8
/SIB1/TIP20/TOP20
P96/A6
Note 8
/TIP21/TOP21
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
P71/ANI1
Note 9
P70/ANI0
Note 9
AV
REF0
AV
SS
P10/ANO0
P11/ANO1
AV
REF1
PDH4/A20
PDH5/A21
IC
Note 1
/FLMD0
Note 1
V
DD
REGC
Note 2
V
SS
X1
X2
RESET
XT1
XT2
P02/NMI
P03/INTP0/ADTRG
P04/INTP1
P05/INTP2/DRST
Notes 6, 7
P06/INTP3
P40/SIB0/SDA01
Note 3
P41/SOB0/SCL01
Note 3
P42/SCKB0
P30/TXDA0/SOB4
P31/RXDA0/INTP7/SIB4
P32/ASCKA0/SCKB4/TIP00/TOP00
P33/TIP01/TOP01
Notes 1. IC: Directly connect this pin to VSS (mask ROM version only).
FLMD0: Connect these pins to VSS in the normal mode (flash memory version only).
FLMD1: Flash memory version only
2. Connect the REGC pin to VSS via a 4.7
μ
F capacitor.
3. SCL00 to SCL02 and SDA00 to SDA02 are valid only in the I2C bus version (Y product).
4. CTXD0 and CRXD0 are valid only in the CAN controller version.
5. IETX0 and IERX0 are valid only in the IEBus controller version.
6. DRST, DDI, DDO, DCK, and DMS are valid only in the flash memory version.
7. Fix this pin to the low level from when the reset status has been released until the OCDM.OCDM0 bit is
cleared (0) when the on-chip debug function is not used. For details, see 4.6.3 Cautions on on-chip
debug pins.
8. Port 9 cannot be used as port pins or other alternate-function pins when the A0 to A15 pins are used in
the separate bus mode.
9. To use port 7 (P70/ANI0 to P711/ANI11) as mixed A/D converter function pins and port I/O pins, be
sure to observe usage cautions (refer to 13.6 (4) Alternate I/O).
<R>
<R>
<R>
CHAPTER 1 INTRODUCTION
User’s Manual U16541EJ5V1UD
34
Pin names
A0 to A21:
AD0 to AD15:
ADTRG:
ANI0 to ANI11:
ANO0, ANO1:
ASCKA0:
ASTB:
AVREF0, AVREF1:
AVSS:
BVDD:
BVSS:
CLKOUT:
CRXD0:
CTXD0:
DCK:
DDI:
DDO:
DMS:
DRST:
EVDD:
EVSS:
FLMD0, FLMD1:
HLDAK:
HLDRQ:
IC:
IERX0:
IETX0:
INTP0 to INTP7:
KR0 to KR7:
NMI:
P02 to P06:
P10, P11:
P30 to P39:
P40 to P42:
P50 to P55:
P70 to P711:
P90 to P915:
Address bus
Address/data bus
A/D trigger input
Analog input
Analog output
Asynchronous serial clock
Address strobe
Analog reference voltage
Analog VSS
Power supply for bus interface
Ground for bus interface
Clock output
CAN receive data
CAN transmit data
Debug clock
Debug data input
Debug data output
Debug mode select
Debug reset
Power supply for port
Ground for port
Flash programming mode
Hold acknowledge
Hold request
Internally connected
IEBus receive data
IEBus transmit data
External interrupt input
Key return
Non-maskable interrupt request
Port 0
Port 1
Port 3
Port 4
Port 5
Port 7
Port 9
PCM0 to PCM3:
PCT0, PCT1,
PCT4, PCT6:
PDH0 to PDH5:
PDL0 to PDL15:
RD:
REGC:
RESET:
RTP00 to RTP05:
RXDA0 to RXDA2:
SCKB0 to SCKB4:
SCL00 to SCL02:
SDA00 to SDA02:
SIB0 to SIB4:
SOB0 to SOB4:
TIP00, TIP01,
TIP10, TIP11,
TIP20, TIP21,
TIP30, TIP31,
TIP40, TIP41,
TIP50, TIP51,
TIQ00 to TIQ03:
TOP00, TOP01,
TOP10, TOP11,
TOP20, TOP21,
TOP30, TOP31,
TOP40, TOP41,
TOP50, TOP51,
TOQ00 to TOQ03:
TXDA0 to TXDA2:
VDD:
VSS:
WAIT:
WR0:
WR1:
X1, X2:
XT1, XT2:
Port CM
Port CT
Port DH
Port DL
Read strobe
Regulator control
Reset
Real-time output port
Receive data
Serial clock
Serial clock
Serial data
Serial input
Serial output
Timer input
Timer output
Transmit data
Power supply
Ground
Wait
Lower byte write strobe
Upper byte write strobe
Crystal for main clock
Crystal for subclock
CHAPTER 1 INTRODUCTION
User’s Manual U16541EJ5V1UD 35
1.6 Function Block Configuration
1.6.1 Internal block diagram
NMI
TOQ00 to TOQ03
TIQ00 to TIQ03
RTP00 to RTP05
SOB0/SCL01
Note 3
SIB0/SDA01
Note 3
SCKB0
INTP0 to INTP7 INTC
TOP00 to TOP50,
TOP01 to TOP51
TIP00 to TIP50,
TIP01 to TIP51
KR0 to KR7
RTO
IEBus
Note 6
CSIB1
DMAC
RAM
ROM
PC
ALU
CPU
HLDRQ
HLDAK
ASTB
RD
WAIT
WR0, WR1
A0 to A21
AD0 to AD15
IC
Note 4
/FLMD0
Note 5
FLMD1
Note 5
CG
PLL
PCM0 to PCM3
PCT0, PCT1, PCT4, PCT6
PDH0 to PDH5
PDL0 to PDL15
P90 to P915
P70 to P711
P50 to P55
P40 to P42
P30 to P39
P10, P11
P02 to P06
AV
REF1
ANO0, ANO1
ANI0 to ANI11
AV
SS
AV
REF0
ADTRG
CLKOUT
XT1
XT2
X1
X2
RESET
V
DD
V
SS
REGC
BV
DD
BV
SS
EV
DD
EV
SS
BCU
SOB1
SIB1
SCKB1
CSIB2
SOB2
SIB2
SCKB2
CSIB3
SOB3
SIB3
SCKB3
TXDA0/SOB4
RXDA0/SIB4
ASCKA0/SCKB4
TXDA2/SDA00
Note 3
RXDA2/SCL00
Note 3
IETX0
Note 6
IERX0
Note 6
CSIB0
I
2
C01
Note 3
UARTA0
CSIB4
UARTA2
I2C00
Note 3
TXDA1/SDA02
Note 3
RXDA1/SCL02
Note 3
UARTA1
I2C02
Note 3
DRST
Note 5
DMS
Note 5
DDI
Note 5
DCK
Note 5
DDO
Note 5
CAN0
Note 7
CTXD0
Note 7
CRXD0
Note 7
CG
LVI
Note 8
CLM
16-bit timer/
counter Q:
1 ch
16-bit timer/
counter P:
6 ch
Watchdog
timer 2
Watch timer
Key return
function
Note 1
Note 2
General-purpose
registers 32 bits × 32
Multiplier
16 × 16 → 32
System
registers
32-bit barrel
shifter
Ports
Regulator
Internal
oscillator
Instruction
queue
ROM
correction
16-bit interval
timer M:
1 ch
On-chip
debug
function
Note 5
A/D
converter
D/A
converter
Notes 1. 256/384/512/640 KB (mask ROM) (see Table 1-1)
384/640 KB (flash memory) (see Table 1-1)
2. 24/32/40/48 KB (see Table 1-1)
3. I
2C bus version (Y products) only
4. Mask ROM version only
5. Flash memory version only
6. IEBus controller version only
7. CAN controller version only
8. V850ES/SG2 only
<R>
<R>
CHAPTER 1 INTRODUCTION
User’s Manual U16541EJ5V1UD
36
1.6.2 Internal units
(1) CPU
The CPU uses five-stage pipeline control to enable single-clock execution of address calculations, arithmetic
logic operations, data transfers, and almost all other instruction processing.
Other dedicated on-chip hardware, such as a multiplier (16 bits × 16 bits → 32 bits) and a barrel shifter (32
bits) contribute to faster complex processing.
(2) Bus control unit (BCU)
The BCU starts a required external bus cycle based on the physical address obtained by the CPU. When an
instruction is fetched from external memory space and the CPU does not send a bus cycle start request, the
BCU generates a prefetch address and prefetches the instruction code. The prefetched instruction code is
stored in an instruction queue.
(3) ROM
This is a 640/512/384/256 KB mask ROM or flash memory mapped to addresses 0000000H to
009FFFFH/0000000H to 007FFFFH/0000000H to 005FFFFH/0000000H to 003FFFFH. It can be accessed
from the CPU in one clock during instruction fetch.
(4) RAM
This is a 48/40/32/24 KB RAM mapped to addresses 3FF3000H to 3FFEFFFH/3FF5000H to
3FFEFFFH/3FF7000H to 3FFEFFFH/3FF9000H to 3FFEFFFH. It can be accessed from the CPU in one clock
during data access.
(5) Interrupt controller (INTC)
This controller handles hardware interrupt requests (NMI, INTP0 to INTP7) from on-chip peripheral hardware
and external hardware. Eight levels of interrupt priorities can be specified for these interrupt requests, and
multiplexed servicing control can be performed.
(6) Clock generator (CG)
A main clock oscillator and subclock oscillator are provided and generate the main clock oscillation frequency
(fX) and subclock frequency (fXT), respectively. There are two modes: In the clock-through mode, fX is used as
the main clock frequency (fXX) as is. In the PLL mode, fX is used multiplied by 4 or 8.
The CPU clock frequency (fCPU) can be selected from among fXX, fXX/2, fXX/4, fXX/8, fXX/16, fXX/32, and fXT.
(7) Internal oscillator
An internal oscillator is provided on chip. The oscillation frequency is 200 kHz (TYP). The internal oscillator
supplies the clock for watchdog timer 2 and timer M.
(8) Timer/counter
Six-channel 16-bit timer/event counter P (TMP), one-channel 16-bit timer/event counter Q (TMQ), and one-
channel 16-bit interval timer M (TMM), are provided on chip.
(9) Watch timer
This timer counts the reference time period (0.5 s) for counting the clock (the 32.768 kHz subclock or the
32.768 kHz clock fBRG from prescaler 3). The watch timer can also be used as an interval timer for the main
clock.
CHAPTER 1 INTRODUCTION
User’s Manual U16541EJ5V1UD 37
(10) Watchdog timer 2
A watchdog timer is provided on chip to detect inadvertent program loops, system abnormalities, etc.
Either the internal oscillation clock, the main clock, or the subclock can be selected as the source clock.
Watchdog timer 2 generates a non-maskable interrupt request signal (INTWDT2) or a system reset signal
(WDT2RES) after an overflow occurs.
(11) Serial interface
The V850ES/SG2 and V850ES/SG2-H include three kinds of serial interfaces: asynchronous serial interface
A (UARTA), 3-wire variable-length serial interface B (CSIB), and an I2C bus interface (I2C).
In the case of UARTA, data is transferred via the TXDA0 to TXDA2 pins and RXDA0 to RXDA2 pins.
In the case of CSIB, data is transferred via the SOB0 to SOB4 pins, SIB0 to SIB4 pins, and SCKB0 to
SCKB4 pins.
In the case of I2C, data is transferred via the SDA00 to SDA02 and SCL00 to SCL02 pins.
The I2C is provided only in I2C bus versions (Y Products) (see Table 1-1).
(12) IEBus controller
The IEBus controller is a small-scale digital data transmission system for transferring data between units.
The IEBus controller is provided only in IEBus controller versions (see Table 1-1).
(13) CAN controller
The CAN controller is a small-scale digital data transmission system for transferring data between units.
The CAN controller is provided only in CAN controller versions (see Table 1-1).
(14) A/D converter
This 10-bit A/D converter includes 12 analog input pins. Conversion is performed using the successive
approximation method.
(15) D/A converter
A two-channel, 8-bit-resolution D/A converter that uses the R-2R ladder method is provided on chip.
(16) DMA controller
A 4-channel DMA controller is provided on chip. This controller transfers data between the internal RAM and
on-chip peripheral I/O devices in response to interrupt requests sent by on-chip peripheral I/O.
(17) ROM correction
A ROM correction function that replaces part of a program in the mask ROM with a program in the internal
RAM is provided. Up to four correction addresses can be specified.
(18) Key interrupt function
A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the key input pins (8
channels).
(19) Real-time output function
The real-time output function transfers preset 6-bit data to output latches upon the occurrence of a timer
compare register match signal.
<R>
CHAPTER 1 INTRODUCTION
User’s Manual U16541EJ5V1UD
38
(20) CRC function
A CRC operation circuit that generates 16-bit CRC (Cyclic Redundancy Check) code upon setting of 8-bit
data is provided on chip.
(21) On-chip debug function
An on-chip debug function via an on-chip debug emulator that uses the JTAG (Joint Test Action Group)
communication specifications is provided. Switching between the normal port function and on-chip
debugging function is done with the control pin input level and the on-chip debug mode register (OCDM).
The on-chip debug function is provided only in flash memory versions.
(22) Ports
The following general-purpose port functions and control pin functions are available.
Port I/O Alternate Function
P0 5-bit I/O NMI, external interrupt, A/D converter trigger, debug reset
P1 2-bit I/O D/A converter analog output
P3 10-bit I/O External interrupt, serial interface, timer I/O, CAN data I/O, IEBus data I/O
P4 3-bit I/O Serial interface
P5 6-bit I/O Timer I/O, real-time output, key interrupt input, serial interface, debug I/O
P7 12-bit I/O A/D converter analog input
P9 16-bit I/O External address bus, serial interface, key interrupt input, timer I/O, external interrupt
PCM 4-bit I/O External control signal
PCT 4-bit I/O External control signal
PDH 6-bit I/O External address bus
PDL 16-bit I/O External address/data bus
User’s Manual U16541EJ5V1UD 39
CHAPTER 2 PIN FUNCTIONS
2.1 List of Pin Functions
The names and functions of the pins in the V850ES/SG2 and V850ES/SG2-H are described below.
There are four types of pin I/O buffer power supplies: AVREF0, AVREF1, BVDD, and EVDD. The relationship between
these power supplies and the pins is described below.
Table 2-1. Pin I/O Buffer Power Supplies
Power Supply Corresponding Pins
AVREF0 Port 7
AVREF1 Port 1
BVDD Ports CM, CT, DH (bits 0 to 3), DL
EVDD RESET, ports 0, 3 to 5, 9, DH (bits 4, 5)
(1) Port pins
(1/4)
Pin No. Pin Name
GF GC
I/O Function Alternate Function
P02 19 17 NMI
P03 20 18 INTP0/ADTRG
P04 21 19 INTP1
P05Note 1 22 20 INTP2/DRSTNote 2
P06 23 21
I/O Port 0
5-bit I/O port
Input/output can be specified in 1-bit units.
N-ch open-drain output can be specified in 1-bit units.
5 V tolerant.
INTP3
P10 5 3 ANO0
P11 6 4
I/O Port 1
2-bit I/O port
Input/output can be specified in 1-bit units. ANO1
Notes 1. Fix this pin to low level from when the reset status has been released until the OCDM.OCDM0 bit is
cleared (0) when the on-chip debug function is not used. For details, see 4.6.3 Cautions on on-chip
debug pins. A pull-down resistor is incorporated. It can be disconnected by clearing the OCDM.OCDM0
bit to 0.
2. Flash memory versions only
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
<R>
<R>
CHAPTER 2 PIN FUNCTIONS
User’s Manual U16541EJ5V1UD
40
(2/4)
Pin No. Pin Name
GF GC
I/O Function Alternate Function
P30 27 25 TXDA0/SOB4
P31 28 26 RXDA0/INTP7/SIB4
P32 29 27 ASCKA0/SCKB4/TIP00/TOP00
P33 30 28 TIP01/TOP01
P34 31 29 TIP10/TOP10
P35 32 30 TIP11/TOP11
P36 33 31 CTXD0Note 1/IETX0Note 2
P37 34 32 CRXD0Note 1/IERX0Note 2
P38 37 35 TXDA2/SDA00Note 3
P39 38 36
I/O Port 3
10-bit I/O port
Input/output can be specified in 1-bit units.
N-ch open-drain output can be specified in 1-bit units.
5 V tolerant.
RXDA2/SCL00Note 3
P40 24 22 SIB0/SDA01Note 3
P41 25 23 SOB0/SCL01Note 3
P42 26 24
I/O Port 4
3-bit I/O port
Input/output can be specified in 1-bit units.
N-ch open-drain output can be specified in 1-bit units.
5 V tolerant. SCKB0
P50 39 37 TIQ01/KR0/TOQ01/RTP00
P51 40 38 TIQ02/KR1/TOQ02/RTP01
P52 41 39 TIQ03/KR2/TOQ03/RTP02/DDINote 4
P53 42 40 SIB2/KR3/TIQ00/TOQ00/RTP03/
DDONote 4
P54 43 41 SOB2/KR4/RTP04/DCKNote 4
P55 44 42
I/O Port 5
6-bit I/O port
Input/output can be specified in 1-bit units.
N-ch open-drain output can be specified in 1-bit units.
5 V tolerant.
SCKB2/KR5/RTP05/DMSNote 4
P70 2 100 ANI0
P71 1 99 ANI1
P72 100 98 ANI2
P73 99 97 ANI3
P74 98 96 ANI4
P75 97 95 ANI5
P76 96 94 ANI6
P77 95 93 ANI7
P78 94 92 ANI8
P79 93 91 ANI9
P710 92 90 ANI10
P711 91 89
I/O Port 7
12-bit I/O port
Input/output can be specified in 1-bit units.
ANI11
Notes 1. CAN controller versions only
2. IEBus controller versions only
3. I
2C bus versions (Y products) only
4. Flash memory versions only
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
CHAPTER 2 PIN FUNCTIONS
User’s Manual U16541EJ5V1UD 41
(3/4)
Pin No. Pin Name
GF GC
I/O Function Alternate Function
P90 45 43 A0/KR6/TXDA1/SDA02Note
P91 46 44 A1/KR7/RXDA1/SCL02Note
P92 47 45 A2/TIP41/TOP41
P93 48 46 A3/TIP40/TOP40
P94 49 47 A4/TIP31/TOP31
P95 50 48 A5/TIP30/TOP30
P96 51 49 A6/TIP21/TOP21
P97 52 50 A7/SIB1/TIP20/TOP20
P98 53 51 A8/SOB1
P99 54 52 A9/SCKB1
P910 55 53 A10/SIB3
P911 56 54 A11/SOB3
P912 57 55 A12/SCKB3
P913 58 56 A13/INTP4
P914 59 57 A14/INTP5/TIP51/TOP51
P915 60 58
I/O Port 9
16-bit I/O port
Input/output can be specified in 1-bit units.
N-ch open-drain output can be specified in 1-bit units.
5 V tolerant.
A15/INTP6/TIP50/TOP50
PCM0 63 61 WAIT
PCM1 64 62 CLKOUT
PCM2 65 63 HLDAK
PCM3 66 64
I/O Port CM
4-bit I/O port
Input/output can be specified in 1-bit units.
HLDRQ
PCT0 67 65 WR0
PCT1 68 66 WR1
PCT4 69 67 RD
PCT6 70 68
I/O Port CT
4-bit I/O port
Input/output can be specified in 1-bit units.
ASTB
PDH0 89 87 A16
PDH1 90 88 A17
PDH2 61 59 A18
PDH3 62 60 A19
PDH4 8 6 A20
PDH5 9 7
I/O Port DH
6-bit I/O port
Input/output can be specified in 1-bit units.
A21
Note I2C bus versions (Y products) only
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
CHAPTER 2 PIN FUNCTIONS
User’s Manual U16541EJ5V1UD
42
(4/4)
Pin No. Pin Name
GF GC
I/O Function Alternate Function
PDL0 73 71 AD0
PDL1 74 72 AD1
PDL2 75 73 AD2
PDL3 76 74 AD3
PDL4 77 75 AD4
PDL5 78 76 AD5/FLMD1Note
PDL6 79 77 AD6
PDL7 80 78 AD7
PDL8 81 79 AD8
PDL9 82 80 AD9
PDL10 83 81 AD10
PDL11 84 82 AD11
PDL12 85 83 AD12
PDL13 86 84 AD13
PDL14 87 85 AD14
PDL15 88 86
I/O Port DL
16-bit I/O port
Input/output can be specified in 1-bit units.
AD15
Note Flash memory versions only
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
CHAPTER 2 PIN FUNCTIONS
User’s Manual U16541EJ5V1UD 43
(2) Non-port pins
(1/6)
Pin No. Pin Name
GF GC
I/O Function Alternate Function
A0 45 43 P90/KR6/TXDA1/SDA02Note 1
A1 46 44 P91/KR7/RXDA1/SCL02Note 1
A2 47 45 P92/TIP41/TOP41
A3 48 46 P93/TIP40/TOP40
A4 49 47 P94/TIP31/TOP31
A5 50 48 P95/TIP30/TOP30
A6 51 49 P96/TIP21/TOP21
A7 52 50 P97/SIB1/TIP20/TOP20
A8 53 51 P98/SOB1
A9 54 52 P99/SCKB1
A10 55 53 P910/SIB3
A11 56 54 P911/SOB3
A12 57 55 P912/SCKB3
A13 58 56 P913/INTP4
A14 59 57 P914/INTP5/TIP51/TOP51
A15 60 58
Output Address bus for external memory
(when using separate bus)
Port 9 cannot be used as port pins or other alternate-
function pins when the A0 to A15 pins are used in the
separate bus mode.
N-ch open-drain output selectable.
5 V tolerant.
P915/INTP6/TIP50/TOP50
A16 89 87 PDH0
A17 90 88 PDH1
A18 61 59 PDH2
A19 62 60 PDH3
A20 8 6 PDH4
A21 9 7
Output Address bus for external memory
PDH5
AD0 73 71 PDL0
AD1 74 72 PDL1
AD2 75 73 PDL2
AD3 76 74 PDL3
AD4 77 75 PDL4
AD5 78 76 PDL5/FLMD1Note 2
AD6 79 77 PDL6
AD7 80 78 PDL7
AD8 81 79 PDL8
AD9 82 80 PDL9
AD10 83 81 PDL10
AD11 84 82 PDL11
AD12 85 83 PDL12
AD13 86 84 PDL13
AD14 87 85 PDL14
AD15 88 86
I/O Address bus/data bus for external memory
PDL15
Notes 1. I
2C bus versions (Y products) only
2. Flash memory versions only
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
CHAPTER 2 PIN FUNCTIONS
User’s Manual U16541EJ5V1UD
44
(2/6)
Pin No. Pin Name
GF GC
I/O Function Alternate Function
ADTRG 20 18 Input A/D converter external trigger input. 5 V tolerant. P03/INTP0
ANI0 2 100 P70
ANI1 1 99 P71
ANI2 100 98 P72
ANI3 99 97 P73
ANI4 98 96 P74
ANI5 97 95 P75
ANI6 96 94 P76
ANI7 95 93 P77
ANI8 94 92 P78
ANI9 93 91 P79
ANI10 92 90 P710
ANI11 91 89
Input Analog voltage input for A/D converter
P711
ANO0 5 3 P10
ANO1 6 4
Output Analog voltage output for D/A converter
P11
ASCKA0 29 27 Input UARTA0 baud rate clock input. 5 V tolerant. P32/SCKB4/TIP00/TOP00
ASTB 70 68 Output Address strobe signal output for external memory PCT6
AVREF0 3 1 Reference voltage input for A/D converter/positive power
supply for port 7
−
AVREF1 7 5
−
Reference voltage input for D/A converter/positive power
supply for port 1
−
AVSS 4 2
− Ground potential for A/D and D/A converters (same
potential as VSS)
−
BVDD 72 70
− Positive power supply pin for bus interface and alternate-
function ports
−
BVSS 71 69
− Ground potential for bus interface and alternate-function
ports
−
CLKOUT 64 62 Output Internal system clock output PCM1
CRXD0Note 1 34 32 Input CAN receive data input. 5 V tolerant. P37/IERX0Note 2
CTXD0Note 1 33 31 Output
CAN transmit data output.
N-ch open-drain output selectable. 5 V tolerant.
P36/IETX0Note 2
DCKNote 3 43 41 Input Debug clock input. 5 V tolerant. P54/SOB2/KR4/RTP04
DDINote 3 41 39 Input Debug data input. 5 V tolerant. P52/TIQ03/KR2/TOQ03/RTP02
DDONote 3, 4 42 40 Output
Debug data output.
N-ch open-drain output selectable. 5 V tolerant.
P53/SIB2/KR3/TIQ00/TOQ00/
RTP03
DMSNote 3 44 42 Input Debug mode select input. 5 V tolerant. P55/SCKB2/KR5/RTP05
DRSTNote 3 22 20 Input Debug reset input. 5 V tolerant. P05/INTP2
EVDD 36 34
− Positive power supply for external (same potential as VDD) −
EVSS 35 33
− Ground potential for external (same potential as VSS) −
FLMD0Note 3 10 8 −
FLMD1Note 3 78 76
Input Flash memory programming mode setting pin
PDL5/AD5
Notes 1. CAN controller versions only
2. IEBus controller versions only
3. Flash memory versions only
4. In the on-chip debug mode, high-level output is forcibly set.
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
CHAPTER 2 PIN FUNCTIONS
User’s Manual U16541EJ5V1UD 45
(3/6)
Pin No. Pin Name
GF GC
I/O Function Alternate Function
HLDAK 65 63 Output Bus hold acknowledge output PCM2
HLDRQ 66 64 Input Bus hold request input PCM3
ICNote 1 10 8 − Internally connected −
IERX0Note 2 34 32 Input IEBus receive data input. 5 V tolerant. P37/CRXD0Note 3
IETX0Note 2 33 31 Output
IEBus transmit data output.
N-ch open-drain output selectable. 5 V tolerant.
P36/CTXD0Note 3
INTP0 20 18 P03/ADTRG
INTP1 21 19 P04
INTP2 22 20 P05/DRSTNote 4
INTP3 23 21 P06
INTP4 58 56 P913/A13
INTP5 59 57 P914/A14/TIP51/TOP51
INTP6 60 58 P915/A15/TIP50/TOP50
INTP7 28 26
Input 5 V tolerant.
External interrupt request input (maskable, analog noise
elimination).
Analog noise elimination or digital noise elimination
selectable for INTP3 pin.
5 V tolerant.
P31/RXDA0/SIB4
KR0Note 5 39 37 P50/TIQ01/TOQ01/RTP00
KR1Note 5 40 38 P51/TIQ02/TOQ02/RTP01
KR2Note 5 41 39 P52/TIQ03/TOQ03/
RTP02/DDINote 4
KR3Note 5 42 40 P53/SIB2/TIQ00/TOQ00/
RTP03/DDONote 4
KR4Note 5 43 41 P54/SOB2/RTP04/DCKNote 4
KR5Note 5 44 42 P55/SCKB2/RTP05/DMSNote 4
KR6Note 5 45 43 P90/A0/TXDA1/SDA02Note 6
KR7Note 5 46 44
Input Key interrupt input (on-chip analog noise eliminator).
5 V tolerant.
P91/A1/RXDA1/SCL02Note 6
NMINote 7 19 17 Input
External interrupt input (non-maskable, analog noise
elimination). 5 V tolerant.
P02
RD 69 67 Output Read strobe signal output for external memory PCT4
REGC 12 10
− Connection of regulator output stabilization capacitance
(4.7
μ
F)
−
RESET 16 14 Input System reset input −
Notes 1. Mask ROM versions only
2. IEBus controller versions only
3. CAN controller versions only
4. Flash memory versions only
5. Pull this pin up externally.
6. I
2C bus versions (Y products) only
7. The NMI pin alternately functions as the P02 pin. It functions as the P02 pin after reset. To enable the NMI
pin, set the PMC0.PMC02 bit to 1. The initial setting of the NMI pin is “No edge detected”. Select the NMI
pin valid edge using INTF0 and INTR0 registers.
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
CHAPTER 2 PIN FUNCTIONS
User’s Manual U16541EJ5V1UD
46
(4/6)
Pin No. Pin Name
GF GC
I/O Function Alternate Function
RTP00 39 37 P50/TIQ01/KR0/TOQ01
RTP01 40 38 P51/TIQ02/KR1/TOQ02
RTP02 41 39 P52/TIQ03/KR2/TOQ03/DDINote 1
RTP03 42 40 P53/SIB2/KR3/TIQ00/TOQ00/
DDONote 1
RTP04 43 41 P54/SOB2/KR4/DCKNote 1
RTP05 44 42
Output Real-time output port.
N-ch open-drain output selectable.
5 V tolerant.
P55/SCKB2/KR5/DMSNote 1
RXDA0 28 26 P31/INTP7/SIB4
RXDA1 46 44 P91/A1/KR7/SCL02Note 2
RXDA2 38 36
Input Serial receive data input (UARTA0 to UARTA2)
5 V tolerant.
P39/SCL00Note 2
SCKB0 26 24 P42
SCKB1 54 52 P99/A9
SCKB2 44 42 P55/KR5/RTP05/DMSNote 1
SCKB3 57 55 P912/A12
SCKB4 29 27
I/O Serial clock I/O (CSIB0 to CSIB4)
N-ch open-drain output selectable.
5 V tolerant.
P32/ASCKA0/TIP00/TOP00
SCL00Note 2 38 36 P39/RXDA2
SCL01Note 2 25 23 P41/SOB0
SCL02Note 2 46 44
I/O Serial clock I/O (I2C00 to I2C02)
N-ch open-drain output selectable.
5 V tolerant. P91/A1/KR7/RXDA1
SDA00Note 2 37 35 P38/TXDA2
SDA01Note 2 24 22 P40/SIB0
SDA02Note 2 45 43
I/O Serial transmit/receive data I/O (I2C00 to I2C02)
N-ch open-drain output selectable.
5 V tolerant. P90/A0/KR6/TXDA1
SIB0 24 22 P40/SDA01Note 2
SIB1 52 50 P97/A7/TIP20/TOP20
SIB2 42 40 P53/KR3/TIQ00/TOQ00/
RTP03/DDONote 1
SIB3 55 53 P910/A10
SIB4 28 26
Input Serial receive data input (CSIB0 to CSIB4)
5 V tolerant.
P31/RXDA0/INTP7
SOB0 25 23 P41/SCL01Note 2
SOB1 53 51 P98/A8
SOB2 43 41 P54/KR4/RTP04/DCKNote 1
SOB3 56 54 P911/A11
SOB4 27 25
Output Serial transmit data output (CSIB0 to CSIB4)
N-ch open-drain output selectable.
5 V tolerant.
P30/TXDA0
Notes 1. Flash memory versions only
2. I
2C bus versions (Y products) only
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
CHAPTER 2 PIN FUNCTIONS
User’s Manual U16541EJ5V1UD 47
(5/6)
Pin No. Pin Name
GF GC
I/O Function Alternate Function
TIP00 29 27 External event count input/capture trigger input/external
trigger input (TMP0).
5 V tolerant.
P32/ASCKA0/SCKB4/TOP00
TIP01 30 28 Capture trigger input (TMP0).
5 V tolerant.
P33/TOP01
TIP10 31 29 External event count input/capture trigger input/external
trigger input (TMP1).
5 V tolerant.
P34/TOP10
TIP11 32 30 Capture trigger input (TMP1).
5 V tolerant.
P35/TOP11
TIP20 52 50 External event count input/capture trigger input/external
trigger input (TMP2).
5 V tolerant.
P97/A7/SIB1/TOP20
TIP21 51 49 Capture trigger input (TMP2). 5 V tolerant. P96/A6/TOP21
TIP30 50 48 External event count input/capture trigger input/external
trigger input (TMP3).
5 V tolerant.
P95/A5/TOP30
TIP31 49 47 Capture trigger input (TMP3).
5 V tolerant.
P94/A4/TOP31
TIP40 48 46 External event count input/capture trigger input/external
trigger input (TMP4).
5 V tolerant.
P93/A3/TOP40
TIP41 47 45 Capture trigger input (TMP4).
5 V tolerant.
P92/A2/TOP41
TIP50 60 58 External event count input/capture trigger input/external
trigger input (TMP5).
5 V tolerant.
P915/A15/INTP6/TOP50
TIP51 59 57
Input
Capture trigger input (TMP5).
5 V tolerant.
P914/A14/INTP5/TOP51
TIQ00 42 40 External event count input/capture trigger input/external
trigger input (TMQ0).
5 V tolerant.
P53/SIB2/KR3/TOQ00/RTP03
/DDONote
TIQ01 39 37 P50/KR0/TOQ01/RTP00
TIQ02 40 38 P51/KR1/TOQ02/RTP01
TIQ03 41 39
Input
Capture trigger input (TMQ0).
5 V tolerant.
P52/KR2/TOQ03/RTP02/DDINote
Note Flash memory versions only
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
CHAPTER 2 PIN FUNCTIONS
User’s Manual U16541EJ5V1UD
48
(6/6)
Pin No. Pin Name
GF GC
I/O Function Alternate Function
TOP00 29 27 P32/ASCKA0/SCKB4/TIP00
TOP01 30 28
Timer output (TMP0)
N-ch open-drain output selectable. 5 V tolerant. P33/TIP01
TOP10 31 29 P34/TIP10
TOP11 32 30
Timer output (TMP1)
N-ch open-drain output selectable. 5 V tolerant. P35/TIP11
TOP20 52 50 P97/A7/SIB1/TIP20
TOP21 51 49
Timer output (TMP2)
N-ch open-drain output selectable. 5 V tolerant. P96/A6/TIP21
TOP30 50 48 P95/A5/TIP30
TOP31 49 47
Timer output (TMP3)
N-ch open-drain output selectable. 5 V tolerant. P94/A4/TIP31
TOP40 48 46 P93/A3/TIP40
TOP41 47 45
Timer output (TMP4)
N-ch open-drain output selectable. 5 V tolerant. P92/A2/TIP41
TOP50 60 58 P915/A15/INTP6/TIP50
TOP51 59 57
Output
Timer output (TMP5)
N-ch open-drain output selectable. 5 V tolerant. P914/A14/INTP5/TIP51
TOQ00 42 40 P53/SIB2/KR3/TIQ00/RTP03/
DDONote 1
TOQ01 39 37 P50/TIQ01/KR0/RTP00
TOQ02 40 38 P51/TIQ02/KR1/RTP01
TOQ03 41 39
Output Timer output (TMQ0)
N-ch open-drain output selectable. 5 V tolerant.
P52/TIQ03/KR2/RTP02/DDINote 1
TXDA0 27 25 P30/SOB4
TXDA1 45 43 P90/A0/KR6/SDA02Note 2
TXDA2 37 35
Output Serial transmit data output (UARTA0 to UARTA2)
N-ch open-drain output selectable.
5 V tolerant. P38/SDA00Note 2
VDD 11 9
− Positive power supply pin for internal −
VSS 13 11 − Ground potential for internal −
WAIT 63 61 Input External wait input PCM0
WR0 67 65 Write strobe for external memory (lower 8 bits) PCT0
WR1 68 66
Output
Write strove for external memory (higher 8 bits) PCT1
X1 14 12 Input −
X2 15 13
−
Connection of resonator for main clock
−
XT1 17 15 Input −
XT2 18 16
−
Connection of resonator for subclock
−
Notes 1. Flash memory versions only
2. I
2C bus versions (Y products) only
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
CHAPTER 2 PIN FUNCTIONS
User’s Manual U16541EJ5V1UD 49
2.2 Pin States
The operation states of pins in the various modes are described below.
Table 2-2. Pin Operation States in Various Modes
Pin Name During Reset
(Immediately
After Power
Is Turned On)
During Reset
(Except
Immediately
After Power Is
Turned On)
HALT ModeNote 2 IDLE1, IDLE2,
Sub-IDLE
ModeNote 2
STOP
ModeNote 2
Idle
StateNote 3
Bus Hold
P05/DRSTNote 4 Pulled down Pulled downNote 5 Held Held Held Held Held
P10/ANO0,
P11/ANO1
Hi-Z Held Held Note 11 Held Held
P53/DDONote 4
UndefinedNote 1
Hi-ZNote 6 Held Held Held Held Held
AD0 to AD15 Notes 8, 9
A0 to A15 UndefinedNotes 8, 10
A16 to A21 UndefinedNote 8
Hi-Z Hi-Z Held Hi-Z
WAIT − − − − −
CLKOUT Operating L L Operating Operating
WR0, WR1
RD
ASTB
HNote 8 Hi-Z
HLDAK
H H H
L
HLDRQ
Hi-ZNote 7 Hi-ZNote 7
OperatingNote 8
− − − Operating
Other port pins Hi-Z Hi-Z Held Held Held Held Held
Notes 1. These pins may momentarily output an undefined level upon power application.
2. Operates while an alternate function is operating.
3. In separate bus mode, the state of the pins in the idle state inserted after the T2 state is shown. In
multiplexed bus mode, the state of the pins in the idle state inserted after the T3 state is shown.
4. Flash memory versions only
5. Pulled down during external reset. During internal reset by the watchdog timer, clock monitor, etc., the
state of this pin differs according to the OCDM.OCDM0 bit setting.
6. DDO output is specified in the on-chip debug mode.
7. The bus control pins function alternately as port pins, so they are initialized to the input mode (port
mode).
8. Operates even in the HALT mode, during DMA operation.
9. In separate bus mode: Hi-Z
In multiplexed bus mode: Undefined
10. In separate bus mode
11. In port mode: Held
When alternate function is used: Hi-Z
Remark Hi-Z: High impedance
Held: The state during the immediately preceding external bus cycle is held.
L: Low-level output
H: High-level output
−: Input without sampling (not acknowledged)
<R>
<R>
<R>
CHAPTER 2 PIN FUNCTIONS
User’s Manual U16541EJ5V1UD
50
2.3 Pin I/O Circuit Types, I/O Buffer Power Supplies, and Connection of Unused Pins
(1/3)
Pin No. Pin Alternate Function
GF GC
I/O Circuit
Type
Recommended Connection
P02 NMI 19 17
P03 INTP0/ADTRG 20 18
P04 INTP1 21 19
10-D Input: Independently connect to EVDD or EVSS
via a resistor.
Output: Leave open.
P05 INTP2/DRSTNote 1 22 20 10-N
Input: Independently connect to EVSS via a
resistor. Fixing to VDD level is prohibited.
Output: Leave open.
Internally pull-down after reset by
RESET pin.
P06 INTP3 23 21 10-D
Input: Independently connect to EVDD or EVSS
via a resistor.
Output: Leave open.
P10, P11 ANO0, ANO1 5, 6 3, 4 12-D Input: Independently connect to AVREF1 or AVSS
via a resistor.
Output:Leave open.
P30 TXDA0/SOB4 27 25 10-G
P31 RXDA0/INTP7/SIB4 28 26
P32 ASCKA0/SCKB4/TIP00 29 27
P33 TIP01/TOP01 30 28
P34 TIP10/TOP10 31 29
P35 TIP11/TOP11 32 30
10-D
P36 CTXD0Note 2/IETX0Note 3 33 31 10-G
P37 CRXD0Note 2/IERX0Note 3 34 32
P38 TXDA2/SDA00Note 4 37 35
P39 RXDA2/SCL00Note 4 38 36
P40 SIB0/SDA01Note 4 24 22
P41 SOB0/SCL01Note 4 25 23
P42 SCKB0 26 24
10-D
Input: Independently connect to EVDD or EVSS
via a resistor.
Output: Leave open.
Notes 1. Flash memory versions only
2. CAN controller versions only
3. IEBus controller versions only
4. I
2C bus versions (Y products) only
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
<R>
<R>
CHAPTER 2 PIN FUNCTIONS
User’s Manual U16541EJ5V1UD 51
(2/3)
Pin No. Pin Alternate Function
GF GC
I/O Circuit
Type
Recommended Connection
P50 TIQ01/KR0/TOQ01/RTP00 39 37
P51 TIQ02/KR1/TOQ02/RTP01 40 38
P52 TIQ03/KR2/TOQ03/RTP02/
DDINote 1
41 39
P53 SIB2/KR3/TIQ00/TOQ00/
RTP03/DDONote 1
42 40
P54 SOB2/KR4/RTP04/DCKNote 1 43 41
P55 SCKB2/KR5/RTP05/
DMSNote 1
44 42
10-D Input: Independently connect to EVDD or EVSS
via a resistor.
Output: Leave open.
P70 to P711 ANI0 to ANI11 2, 1,
100 to 91
100 to 89 11-G Input: Independently connect to AVREF0 or AVSS
via a resistor.
Output: Leave open.
P90 A0/KR6/TDXA1/SDA02Note 2 45 43
P91 A1/KR7/RXDA1/SCL02Note 2 46 44
P92 A2/TIP41/TOP41 47 45
P93 A3/TIP40/TOP40 48 46
P94 A4/TIP31/TOP31 49 47
P95 A5/TIP30/TOP30 50 48
P96 A6/TIP21/TOP21 51 49
P97 A7/SIB1/TIP20/TOP20 52 50
10-D
P98 A8/SOB1 53 51 10-G
P99 A9/SCKB1 54 52
P910 A10/SIB3 55 53
10-D
P911 A11/SOB3 56 54 10-G
P912 A12/SCKB3 57 55
P913 A13/INTP4 58 56
P914 A14/INTP5/TIP51/TOP51 59 57
P915 A15/INTP6/TIP50/TOP50 60 58
10-D
Input: Independently connect to EVDD or EVSS
via a resistor.
Output: Leave open.
Notes 1. Flash memory versions only
2. I2C bus versions (Y products) only
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
<R>
<R>
CHAPTER 2 PIN FUNCTIONS
User’s Manual U16541EJ5V1UD
52
(3/3)
Pin No. Pin Alternate Function
GF GC
I/O Circuit
Type
Recommended Connection
PCM0 WAIT 63 61
PCM1 CLKOUT 64 62
PCM2 HLDAK 65 63
PCM3 HLDRQ 66 64
PCT0, PCT1 WR0, WR1 67, 68 65, 66
PCT4 RD 69 67
PCT6 ASTB 70 68
PDH0 to PDH3 A16 to A19 89, 90,
61, 62
87, 88,
59, 60
Input: Independently connect to BVDD or BVSS
via a resistor.
Output: Leave open.
PDH4, PDH5 A20, A21 8, 9 6, 7 Input: Independently connect to EVDD or EVSS
via a resistor.
Output: Leave open.
PDL0 to PDL4 AD0 to AD4 73 to
77
71 to
75
PDL5 AD5/FLMD1Note 1 78 76
PDL6 to PDL15 AD6-AD15 79 to
88
77 to
86
5
Input: Independently connect to BVDD or BVSS
via a resistor.
Output: Leave open.
AVREF0 − 3 1 − Directly connect to VDD and always supply power.
AVREF1 − 7 5 − Directly connect to VDD and always supply power.
AVSS − 4 2 − Directly connect to VSS and always supply power.
BVDD − 72 70 − Directly connect to VDD and always supply power.
BVSS − 71 69 − Directly connect to VSS and always supply power.
EVDD − 36 34 − −
EVSS − 35 33 − −
FLMD0Note 1 − 10 8 − Directly connect to VSS in a mode other than the
flash memory programming mode.
ICNote 2 − 10 8 − Directly connect to VSS.
REGC − 12 10 − Connect regulator output stabilization capacitance
(4.7
μ
F).
RESET − 16 14 2 −
VDD − 11 9 − −
VSS − 13 11 − −
X1 − 14 12 − −
X2 − 15 13 − −
XT1 − 17 15 16 Connect to VSS.
XT2 − 18 16 16 Leave open.
Notes 1. Flash memory versions only
2. Mask ROM versions only
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
CHAPTER 2 PIN FUNCTIONS
User’s Manual U16541EJ5V1UD 53
Figure 2-1. Pin I/O Circuits
Type
2
Schmitt-triggered input with hysteresis characteristics
Type
5
IN
Data
Output
disable
P-ch
IN/OUT
EV
DD
/BV
DD
EV
SS
/BV
SS
N-ch
Input
enable
Type
11-G
Type
12-D
Type
10-D
Data
Output
disable
EV
DD
EV
SS
Note
P-ch
IN/OUT
N-ch
Open drain
Input
enable
Data
Output
disable
AV
REF0
P-ch
IN/OUT
N-ch
P-ch
N-ch
AV
REF0
(Threshold voltage)
Comparator
Input enable
+
_
AV
SS
AV
SS
Data
Output
disable
Input
enable
AV
REF1
P-ch
IN/OUT
N-ch
P-ch
N-ch
Analog output voltage
AV
SS
Type
10-N
Data
Output
disable
EV
DD
EV
SS
P-ch
IN/OUT
N-ch
Open drain
Input
enable OCDM0 bit
Note
N-ch
Type
16
P-ch
Feedback cut-off
XT1 XT2
Type
10-G
Data
Output
disable
EV
DD
EV
SS
P-ch
IN/OUT
N-ch
Open drain
Input
enable
Note Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 2 PIN FUNCTIONS
User’s Manual U16541EJ5V1UD
54
2.4 Cautions
(1) Cautions on power application
When the power is turned on, the following pins may momentarily output an undefined level.
• P10/ANO0 pin
• P11/ANO1 pin
• P53/SIB2/KR3/TIQ00/TOQ00/RTP03/DDONote pin
Note The DDO pin is provided only in the flash memory versions.
(2) Cautions on FLMD0 pin
To accurately start the user program operation, fix the FLMD0 pin to low level from when the reset status has
been released until the oscillation stabilization time elapses and the firmware operation is completed. For
details of firmware operation, see 25.3.5 (2) Firmware operation (flash memory version only).
<R>
<R>
User’s Manual U16541EJ5V1UD 55
CHAPTER 3 CPU FUNCTION
The CPU of the V850ES/SG2 and V850ES/SG2-H is based on RISC architecture and executes almost all
instructions with one clock by using a 5-stage pipeline.
3.1 Features
Minimum instruction execution time:
V850ES/SG2: 50 ns (operating with main clock (fXX) = 20 MHz)
V850ES/SG2-H: 31.25 ns (operating with main clock (fXX) = 32 MHz)
Memory space Program (physical address) space: 64 MB linear
Data (logical address) space: 4 GB linear
General-purpose registers: 32 bits × 32 registers
Internal 32-bit architecture
5-stage pipeline control
Multiplication/division instruction
Saturation operation instruction
32-bit shift instruction: 1 clock
Load/store instruction with long/short format
Four types of bit manipulation instructions
• SET1
• CLR1
• NOT1
• TST1
<R>
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
56
3.2 CPU Register Set
The registers of the V850ES/SG2 and V850ES/SG2-H can be classified into two types: general-purpose program
registers and dedicated system registers. All the registers are 32 bits wide.
For details, refer to the V850ES Architecture User’s Manual.
(1) Program register set
(2) System register set
r0
r1
r2
r3
r4
r5
r6
r7
r8
r9
r10
r11
r12
r13
r14
r15
r16
r17
r18
r19
r20
r21
r22
r23
r24
r25
r26
r27
r28
r29
r30
r31
(Zero register)
(Assembler-reserved register)
(Stack pointer (SP))
(Global pointer (GP))
(Text pointer (TP))
(Element pointer (EP))
(Link pointer (LP))
PC (Program counter)
PSW (Program status word)
ECR (Interrupt source register)
FEPC
FEPSW
(NMI status saving register)
(NMI status saving register)
EIPC
EIPSW
(Interrupt status saving register)
(Interrupt status saving register)
31 0
31 0 31 0
CTBP (CALLT base pointer)
DBPC
DBPSW
(Exception/debug trap status saving register)
(Exception/debug trap status saving register)
CTPC
CTPSW
(CALLT execution status saving register)
(CALLT execution status saving register)
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 57
3.2.1 Program register set
The program registers include general-purpose registers and a program counter.
(1) General-purpose registers (r0 to r31)
Thirty-two general-purpose registers, r0 to r31, are available. Any of these registers can be used to store a
data variable or an address variable.
However, r0 and r30 are implicitly used by instructions and care must be exercised when these registers are
used. r0 always holds 0 and is used for an operation that uses 0 or addressing of offset 0. r30 is used by the
SLD and SST instructions as a base pointer when these instructions access the memory. r1, r3 to r5, and r31
are implicitly used by the assembler and C compiler. When using these registers, save their contents for
protection, and then restore the contents after using the registers. r2 is sometimes used by the real-time OS.
If the real-time OS does not use r2, it can be used as a register for variables.
Table 3-1. Program Registers
Name Usage Operation
r0 Zero register Always holds 0.
r1 Assembler-reserved register Used as working register to create 32-bit immediate data
r2 Register for address/data variable (if real-time OS does not use r2)
r3 Stack pointer Used to create a stack frame when a function is called
r4 Global pointer Used to access a global variable in the data area
r5 Text pointer Used as register that indicates the beginning of a text area (area
where program codes are located)
r6 to r29 Register for address/data variable
r30 Element pointer Used as base pointer to access memory
r31 Link pointer Used when the compiler calls a function
PC Program counter Holds the instruction address during program execution
Remark For further details on the r1, r3 to r5, and r31 that are used in the assembler and C compiler, refer to
the CA850 (C Compiler Package) Assembly Language User’s Manual.
(2) Program counter (PC)
The program counter holds the instruction address during program execution. The lower 32 bits of this register
are valid. Bits 31 to 26 are fixed to 0. A carry from bit 25 to 26 is ignored even if it occurs.
Bit 0 is fixed to 0. This means that execution cannot branch to an odd address.
31 26 25 1 0
PC
Fixed to 0 Instruction address during program execution
0
Default value
00000000H
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
58
3.2.2 System register set
The system registers control the status of the CPU and hold interrupt information.
These registers can be read or written by using system register load/store instructions (LDSR and STSR), using
the system register numbers listed below.
Table 3-2. System Register Numbers
Operand Specification System
Register
Number
System Register Name
LDSR Instruction STSR Instruction
0 Interrupt status saving register (EIPC)Note 1 √ √
1 Interrupt status saving register (EIPSW)Note 1 √ √
2 NMI status saving register (FEPC)Note 1 √ √
3 NMI status saving register (FEPSW)Note 1 √ √
4 Interrupt source register (ECR) × √
5 Program status word (PSW) √ √
6 to 15 Reserved for future function expansion (operation is not guaranteed if these
registers are accessed)
× ×
16 CALLT execution status saving register (CTPC) √ √
17 CALLT execution status saving register (CTPSW) √ √
18 Exception/debug trap status saving register (DBPC) √Note 2 √Note 2
19 Exception/debug trap status saving register (DBPSW) √Note 2 √Note 2
20 CALLT base pointer (CTBP) √ √
21 to 31 Reserved for future function expansion (operation is not guaranteed if these
registers are accessed)
× ×
Notes 1. Because only one set of these registers is available, the contents of these registers must be saved by
program if multiple interrupts are enabled.
2. These registers can be accessed only during the interval between the execution of the DBTRAP
instruction or illegal opcode execution and DBRET instruction.
Caution Even if EIPC or FEPC, or bit 0 of CTPC is set to 1 by the LDSR instruction, bit 0 is ignored when
execution is returned to the main routine by the RETI instruction after interrupt servicing (this is
because bit 0 of the PC is fixed to 0). Set an even value to EIPC, FEPC, and CTPC (bit 0 = 0).
Remark √: Can be accessed
×: Access prohibited
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 59
(1) Interrupt status saving registers (EIPC and EIPSW)
EIPC and EIPSW are used to save the status when an interrupt occurs.
If a software exception or a maskable interrupt occurs, the contents of the program counter (PC) are saved to
EIPC, and the contents of the program status word (PSW) are saved to EIPSW (these contents are saved to
the NMI status saving registers (FEPC and FEPSW) if a non-maskable interrupt occurs).
The address of the instruction next to the instruction under execution, except some instructions (see 22.8
Periods in Which Interrupts Are Not Acknowledged by CPU), is saved to EIPC when a software exception
or a maskable interrupt occurs.
The current contents of the PSW are saved to EIPSW.
Because only one set of interrupt status saving registers is available, the contents of these registers must be
saved by program when multiple interrupts are enabled.
Bits 31 to 26 of EIPC and bits 31 to 8 of EIPSW are reserved for future function expansion (these bits are
always fixed to 0).
The value of EIPC is restored to the PC and the value of EIPSW to the PSW by the RETI instruction.
31 0
EIPC
(Contents of saved PC)
00
Default value
0xxxxxxxH
(x: Undefined)
26 25
0 0 0 0
31 0
EIPSW
(Contents of
saved PSW)
00
Default value
000000xxH
(x: Undefined)
87
0 0 0 0 00 0 0 0 0 00 0 0 0 0 00 0 0 0 0
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
60
(2) NMI status saving registers (FEPC and FEPSW)
FEPC and FEPSW are used to save the status when a non-maskable interrupt (NMI) occurs.
If an NMI occurs, the contents of the program counter (PC) are saved to FEPC, and those of the program
status word (PSW) are saved to FEPSW.
The address of the instruction next to the one of the instruction under execution, except some instructions, is
saved to FEPC when an NMI occurs.
The current contents of the PSW are saved to FEPSW.
Because only one set of NMI status saving registers is available, the contents of these registers must be saved
by program when multiple interrupts are enabled.
Bits 31 to 26 of FEPC and bits 31 to 8 of FEPSW are reserved for future function expansion (these bits are
always fixed to 0).
The value of FEPC is restored to the PC and the value of FEPSW to the PSW by the RETI instruction.
31 0
FEPC
(Contents of saved PC)
00
Default value
0xxxxxxxH
(x: Undefined)
26 25
0 0 0 0
31 0
FEPSW
(Contents of
saved PSW)
00
Default value
000000xxH
(x: Undefined)
87
0 0 0 0 00 0 0 0 0 00 0 0 0 0 00 0 0 0 0
(3) Interrupt source register (ECR)
The interrupt source register (ECR) holds the source of an exception or interrupt if an exception or interrupt
occurs. This register holds the exception code of each interrupt source. Because this register is a read-only
register, data cannot be written to this register using the LDSR instruction.
31 0
ECR FECC EICC
Default value
00000000H
16 15
Bit position Bit name Meaning
31 to 16 FECC Exception code of non-maskable interrupt (NMI)
15 to 0 EICC Exception code of exception or maskable interrupt
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 61
(4) Program status word (PSW)
The program status word (PSW) is a collection of flags that indicate the status of the program (result of
instruction execution) and the status of the CPU.
If the contents of a bit of this register are changed by using the LDSR instruction, the new contents are
validated immediately after completion of LDSR instruction execution. However if the ID flag is set to 1,
interrupt requests will not be acknowledged while the LDSR instruction is being executed.
Bits 31 to 8 of this register are reserved for future function expansion (these bits are fixed to 0).
(1/2)
31 0
PSW RFU
Default value
00000020H
87
NP
6
EP
5
ID
4
SAT
3
CY
2
OV
1
SZ
Bit position Flag name Meaning
31 to 8 RFU Reserved field. Fixed to 0.
7 NP Indicates that a non-maskable interrupt (NMI) is being serviced. This bit is set to 1 when an
NMI request is acknowledged, disabling multiple interrupts.
0: NMI is not being serviced.
1: NMI is being serviced.
6 EP Indicates that an exception is being processed. This bit is set to 1 when an exception
occurs. Even if this bit is set, interrupt requests are acknowledged.
0: Exception is not being processed.
1: Exception is being processed.
5 ID Indicates whether a maskable interrupt can be acknowledged.
0: Interrupt enabled
1: Interrupt disabled
4 SATNote Indicates that the result of a saturation operation has overflowed and is saturated. Because
this is a cumulative flag, it is set to 1 when the result of a saturation operation instruction is
saturated, and is not cleared to 0 even if the subsequent operation result is not saturated.
Use the LDSR instruction to clear this bit. This flag is neither set to 1 nor cleared to 0 by
execution of an arithmetic operation instruction.
0: Not saturated
1: Saturated
3 CY Indicates whether a carry or a borrow occurs as a result of an operation.
0: Carry or borrow does not occur.
1: Carry or borrow occurs.
2 OVNote Indicates whether an overflow occurs during operation.
0: Overflow does not occur.
1: Overflow occurs.
1 SNote Indicates whether the result of an operation is negative.
0: The result is positive or 0.
1: The result is negative.
0 Z Indicates whether the result of an operation is 0.
0: The result is not 0.
1: The result is 0.
Remark Also read Note on the next page.
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
62
(2/2)
Note The result of the operation that has performed saturation processing is determined by the contents of the
OV and S flags. The SAT flag is set to 1 only when the OV flag is set to 1 when a saturation operation is
performed.
Flag status Status of operation result
SAT OV S
Result of operation of
saturation processing
Maximum positive value is exceeded 1 1 0 7FFFFFFFH
Maximum negative value is exceeded 1 1 1 80000000H
Positive (maximum value is not exceeded) 0
Negative (maximum value is not exceeded)
Holds value
before operation
0
1
Operation result itself
(5) CALLT execution status saving registers (CTPC and CTPSW)
CTPC and CTPSW are CALLT execution status saving registers.
When the CALLT instruction is executed, the contents of the program counter (PC) are saved to CTPC, and
those of the program status word (PSW) are saved to CTPSW.
The contents saved to CTPC are the address of the instruction next to CALLT.
The current contents of the PSW are saved to CTPSW.
Bits 31 to 26 of CTPC and bits 31 to 8 of CTPSW are reserved for future function expansion (fixed to 0).
31 0
CTPC
(Saved PC contents)
00
Default value
0xxxxxxxH
(x: Undefined)
26 25
0 0 0 0
31 0
CTPSW
(Saved PSW
contents)
00
Default value
000000xxH
(x: Undefined)
87
0 0 0 0 00 0 0 0 0 00 0 0 0 0 00 0 0 0 0
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 63
(6) Exception/debug trap status saving registers (DBPC and DBPSW)
DBPC and DBPSW are exception/debug trap status registers.
If an exception trap or debug trap occurs, the contents of the program counter (PC) are saved to DBPC, and
those of the program status word (PSW) are saved to DBPSW.
The contents to be saved to DBPC are the address of the instruction next to the one that is being executed
when an exception trap or debug trap occurs.
The current contents of the PSW are saved to DBPSW.
This register can be read or written only during the interval between the execution of the DBTRAP instruction
or illegal opcode and DBRET instruction execution.
Bits 31 to 26 of DBPC and bits 31 to 8 of DBPSW are reserved for future function expansion (fixed to 0).
The value of DBPC is restored to the PC and the value of DBPSW to the PSW by the DBRET instruction.
31 0
DBPC
(Saved PC contents)
00
Default value
0xxxxxxxH
(x: Undefined)
26 25
0 0 0 0
31 0
DBPSW
(Saved PSW
contents)
00
Default value
000000xxH
(x: Undefined)
87
0 0 0 0 00 0 0 0 0 00 0 0 0 0 00 0 0 0 0
(7) CALLT base pointer (CTBP)
The CALLT base pointer (CTBP) is used to specify a table address or generate a target address (bit 0 is fixed
to 0).
Bits 31 to 26 of this register are reserved for future function expansion (fixed to 0).
31 0
CTBP
(Base address)
00
Default value
0xxxxxxxH
(x: Undefined)
26 25
0 0 0 0 0
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
64
3.3 Operation Modes
The V850ES/SG2 and V850ES/SG2-H have the following operation modes.
(1) Normal operation mode
In this mode, each pin related to the bus interface is set to the port mode after system reset has been released.
Execution branches to the reset entry address of the internal ROM, and then instruction processing is started.
(2) Flash memory programming mode
In this mode, the internal flash memory can be programmed by using a flash memory programmer.
The following products are on-chip flash memory versions of the V850ES/SG2 and V850ES/SG2-H.
•
μ
PD70F3261, 70F3261Y, 70F3263, 70F3263Y, 70F3271, 70F3271Y, 70F3273, 70F3273Y, 70F3281,
70F3281Y, 70F3283, 70F3283Y, 70F3263HY, 70F3273HY, 70F3283HY
(3) On-chip debug mode
The V850ES/SG2 and V850ES/SG2-H are provided with an on-chip debug function that employs the JTAG
(Joint Test Action Group) communication specifications and that is executed via an on-chip debug emulator.
The on-chip debug function is provided only in the flash memory versions.
For details, see CHAPTER 31 ON-CHIP DEBUG FUNCTION.
3.3.1 Specifying operation mode
Specify the operation mode by using the FLMD0 and FLMD1 pins.
In the normal mode, input a low level to the FLMD0/IC pin after the reset status has been released and before the
oscillation stabilization time expires and the firmware operation is completed.
In the flash memory programming mode, a high level is input to the FLMD0 pin from the flash memory programmer
if a flash memory programmer is connected, but it must be input from an external circuit in the self-programming
mode.
Operation When Reset Is Released
FLMD0 FLMD1
Operation Mode After Reset
L × Normal operation mode
H L Flash memory programming mode
H H Setting prohibited
Remark L: Low-level input
H: High-level input
×: Don’t care
<R>
<R>
<R>
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 65
3.4 Address Space
3.4.1 CPU address space
For instruction addressing, up to a combined total of 16 MB of external memory area and internal ROM area, plus
an internal RAM area, are supported in a linear address space (program space) of up to 64 MB. For operand
addressing (data access), up to 4 GB of a linear address space (data space) is supported. The 4 GB address space,
however, is viewed as 64 images of a 64 MB physical address space. This means that the same 64 MB physical
address space is accessed regardless of the value of bits 31 to 26.
Figure 3-1. Image on Address Space
Program space
Internal RAM area
Use-prohibited area
Use-prohibited area
External memory area
Internal ROM area
(external memory area)
Data space
Image 63
Image 1
Image 0
Peripheral I/O area
Internal RAM area
Programmable peripheral
I/O area or
use-prohibited area
External memory area
Internal ROM area
(external memory area)
16 MB
4 GB
64 MB
64 MB
Caution Only the programmable peripheral I/O area is seen as images of 256 MB each in the 4 GB
address space.
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
66
3.4.2 Wraparound of CPU address space
(1) Program space
Of the 32 bits of the PC (program counter), the higher 6 bits are fixed to 0 and only the lower 26 bits are valid.
The higher 6 bits ignore a carry or borrow from bit 25 to 26 during branch address calculation.
Therefore, the highest address of the program space, 03FFFFFFH, and the lowest address, 00000000H, are
contiguous addresses. That the highest address and the lowest address of the program space are contiguous
in this way is called wraparound.
Caution Because the 4 KB area of addresses 03FFF000H to 03FFFFFFH is an on-chip peripheral I/O
area, instructions cannot be fetched from this area. Therefore, do not execute an operation in
which the result of a branch address calculation affects this area.
Program space
Program space
(+) direction (−) direction
00000001H
00000000H
03FFFFFFH
03FFFFFEH
(2) Data space
The result of an operand address calculation operation that exceeds 32 bits is ignored.
Therefore, the highest address of the data space, FFFFFFFFH, and the lowest address, 00000000H, are
contiguous, and wraparound occurs at the boundary of these addresses.
Data space
Data space
(+) direction (−) direction
00000001H
00000000H
FFFFFFFFH
FFFFFFFEH
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 67
3.4.3 Memory map
The areas shown below are reserved in the V850ES/SG2 and V850ES/SG2-H.
Figure 3-2. Data Memory Map (Physical Addresses)
(80 KB)
Use prohibited
External memory area
(14 MB)
Internal ROM area
Note 4
(1 MB)
External memory area
(1 MB)
Internal RAM area
(60 KB)
On-chip peripheral I/O area
(4 KB)
Use prohibited
Note 1
(2 MB)
03FFFFFFH
03FEC000H
01000000H
00FFFFFFH
00200000H
001FFFFFH
00000000H
03FEBFFFH
03FFFFFFH
03FFF000H
03FFEFFFH
03FF0000H
03FEFFFFH
Programmable peripheral
I/O area
Note 2
or
use prohibited
Note 3
03FEF000H
03FEEFFFH
03FEC000H
001FFFFFH
00100000H
000FFFFFH
00000000H
Notes 1. Use of addresses 03FEF000H to 03FEFFFFH is prohibited because these addresses are in the
same area as the on-chip peripheral I/O area.
2. Only the programmable peripheral I/O area can be viewed in the 4 GB address space as the image in
256 MB unit.
3. Addresses 03FEC000H to 03FEC5FFH are allocated to addresses 03FEC000H to 03FEEFFFH of
the CAN controller version as a programmable peripheral I/O area. Use of these addresses in a
version without a CAN controller is prohibited.
4. Fetch access and read access to addresses 00000000H to 000FFFFFH is made to the internal ROM
area. However, data write access to these addresses is made to the external memory area.
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
68
Figure 3-3. Program Memory Map
Internal RAM area (60 KB)
Use prohibited
(program fetch prohibited area)
Use prohibited
(program fetch prohibited area)
External memory area
(14 MB)
External memory area
(1 MB)
Internal ROM area
(1 MB)
03FFFFFFH
03FFF000H
03FFEFFFH
01000000H
00FFFFFFH
03FF0000H
03FEFFFFH
00200000H
001FFFFFH
00100000H
000FFFFFH
00000000H
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 69
3.4.4 Areas
(1) Internal ROM area
Up to 1 MB is reserved as an internal ROM area.
(a) Internal ROM (256 KB)
256 KB mask ROM is allocated to addresses 00000000H to 0003FFFFH in the following versions.
Accessing addresses 00040000H to 000FFFFFH is prohibited.
•
μ
PD703260, 703260Y, 703270, 703270Y, 703280, 703280Y
Figure 3-4. Internal ROM Area (256 KB)
Access-prohibited
area
Internal ROM
(256 KB)
00040000H
0003FFFFH
00000000H
000FFFFFH
(b) Internal ROM (384 KB)
384 KB mask ROM or flash memory is allocated to addresses 00000000H to 0005FFFFH in the following
versions.
Accessing addresses 00060000H to 000FFFFFH is prohibited.
•
μ
PD703261, 703261Y, 703271, 703271Y, 703281, 703281Y, 70F3261, 70F3261Y, 70F3271, 70F3271Y,
70F3281, 70F3281Y
Figure 3-5. Internal ROM Area (384 KB)
Access-prohibited
area
Internal ROM
(384 KB)
00060000H
0005FFFFH
00000000H
000FFFFFH
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
70
(c) Internal ROM (512 KB)
512 KB mask ROM is allocated to addresses 00000000H to 0007FFFFH in the following versions.
Accessing addresses 00080000H to 000FFFFFH is prohibited.
•
μ
PD703262, 703262Y, 703272, 703272Y, 703282, 703282Y, 703262HY, 703272HY, 703282HY
Figure 3-6. Internal ROM Area (512 KB)
Access-prohibited
area
Internal ROM
(512 KB)
00080000H
0007FFFFH
00000000H
000FFFFFH
(d) Internal ROM (640 KB)
640 KB mask ROM or flash memory is allocated to addresses 00000000H to 0009FFFFH in the following
versions.
Accessing addresses 000A0000H to 000FFFFFH is prohibited.
•
μ
PD703263, 703263Y, 703273, 703273Y, 703283, 703283Y, 70F3263, 70F3263Y, 70F3273, 70F3273Y,
70F3283, 70F3283Y, 703263HY, 703273HY, 703283HY, 70F3263HY, 70F3273HY, 70F3283HY
Figure 3-7. Internal ROM Area (640 KB)
Access-prohibited
area
Internal ROM
(640 KB)
000A0000H
0009FFFFH
00000000H
000FFFFFH
<R>
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 71
(2) Internal RAM area
Up to 60 KB are reserved as the internal RAM area.
(a) Internal RAM (24 KB)
24 KB RAM is allocated to addresses 03FF9000H to 03FFEFFFH of the following versions.
Accessing addresses 03FF0000H to 03FF8FFFH is prohibited.
•
μ
PD703260, 703260Y, 703270, 703270Y, 703280, 703280Y
Figure 3-8. Internal RAM Area (24 KB)
Access-prohibited
area
Internal RAM
(24 KB)
03FF9000H
03FF8FFFH
03FF0000H
03FFEFFFH
FFFF9000H
FFFF8FFFH
FFFF0000H
FFFFEFFFH
Physical address space Logical address space
(b) Internal RAM (32 KB)
32 KB RAM is allocated to addresses 03FF7000H to 03FFEFFFH of the following versions.
Accessing addresses 03FF0000H to 03FF6FFFH is prohibited.
•
μ
PD703261, 703261Y, 703271, 703271Y, 703281, 703281Y, 70F3261, 70F3261Y, 70F3271, 70F3271Y,
70F3281, 70F3281Y
Figure 3-9. Internal RAM Area (32 KB)
Access-prohibited
area
Internal RAM
(32 KB)
03FF7000H
03FF6FFFH
03FF0000H
03FFEFFFH
FFFF7000H
FFFF6FFFH
FFFF0000H
FFFFEFFFH
Physical address space Logical address space
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
72
(c) Internal RAM (40 KB)
40 KB RAM is allocated to addresses 03FF5000H to 03FFEFFFH of the following versions.
Accessing addresses 03FF0000H to 03FF4FFFH is prohibited.
•
μ
PD703262, 703262Y, 703272, 703272Y, 703282, 703282Y, 703262HY, 703272HY, 703282HY
Figure 3-10. Internal RAM Area (40 KB)
Access-prohibited
area
Internal RAM
(40 KB)
03FF5000H
03FF4FFFH
03FF0000H
03FFEFFFH
FFFF5000H
FFFF4FFFH
FFFF0000H
FFFFEFFFH
Physical address space Logical address space
(d) Internal RAM (48 KB)
48 KB RAM is allocated to addresses 03FF3000H to 03FFEFFFH of the following versions.
Accessing addresses 03FF0000H to 03FF2FFFH is prohibited.
•
μ
PD703263, 703263Y, 703273, 703273Y, 703283, 703283Y, 70F3263, 70F3263Y, 70F3273,
70F3273Y, 70F3283, 70F3283Y, 703263HY, 703273HY, 703283HY, 70F3263HY, 70F3273HY,
70F3283HY
Figure 3-11. Internal RAM Area (48 KB)
Access-prohibited
area
Internal RAM
(48 KB)
03FF3000H
03FF2FFFH
03FF0000H
03FFEFFFH
Physical address space Logical address space
FFFF3000H
FFFF2FFFH
FFFF0000H
FFFFEFFFH
<R>
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 73
(3) On-chip peripheral I/O area
4 KB of addresses 03FFF000H to 03FFFFFFH are reserved as the on-chip peripheral I/O area.
Figure 3-12. On-Chip Peripheral I/O Area
On-chip peripheral I/O area
(4 KB)
03FFFFFFH
03FFF000H
FFFFFFFFH
FFFFF000H
Physical address space Logical address space
Peripheral I/O registers that have functions to specify the operation mode for and monitor the status of the on-
chip peripheral I/O are mapped to the on-chip peripheral I/O area. Program cannot be fetched from this area.
Cautions 1. When a register is accessed in word units, a word area is accessed twice in halfword
units in the order of lower area and higher area, with the lower 2 bits of the address
ignored.
2. If a register that can be accessed in byte units is accessed in halfword units, the higher 8
bits are undefined when the register is read, and data is written to the lower 8 bits.
3. Addresses not defined as registers are reserved for future expansion. The operation is
undefined and not guaranteed when these addresses are accessed.
4. The internal ROM/RAM area and on-chip peripheral I/O area are assigned to successive
addresses. When accessing the internal ROM/RAM area by incrementing or decrementing
addresses using pointer operations and such, therefore, be careful not to access the on-
chip peripheral I/O area by mistakenly extending over the internal ROM/RAM area
boundary.
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
74
(4) Programmable peripheral I/O area
Cautions 1. The programmable peripheral I/O area exists only in the CAN controller versions. This
area cannot be used with products that are not equipped with the CAN controller.
2. Only the programmable peripheral I/O area is seen as images of 256 MB each in the 4 GB
address space.
12 KB of addresses 03FEC000H to 03FEEFFFH are reserved as the programmable peripheral I/O area.
Figure 3-13. Programmable Peripheral I/O Area
Programmable peripheral
I/O area
(12 KB)
03FEEFFFH
03FEC000H
(5) External memory area
15 MB (00100000H to 00FFFFFFH) are allocated as the external memory area. For details, see CHAPTER 5
BUS CONTROL FUNCTION.
Caution The V850ES/SG2 and V850ES/SG2-H have 22 address pins (A0 to A21), so the external
memory area appears as a repeated 4 MB image. When A20 and A21 pins are used, it is
necessary to set that EVDD = BVDD = VDD.
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 75
3.4.5 Recommended use of address space
The architecture of the V850ES/SG2 and V850ES/SG2-H requires that a register that serves as a pointer be
secured for address generation when operand data in the data space is accessed. The address stored in this pointer
±32 KB can be directly accessed by an instruction for operand data. Because the number of general-purpose
registers that can be used as a pointer is limited, however, by keeping the performance from dropping during address
calculation when a pointer value is changed, as many general-purpose registers as possible can be secured for
variables, and the program size can be reduced.
(1) Program space
Of the 32 bits of the PC (program counter), the higher 6 bits are fixed to 0, and only the lower 26 bits are valid.
Regarding the program space, therefore, a 64 MB space of contiguous addresses starting from 00000000H
unconditionally corresponds to the memory map.
To use the internal RAM area as the program space, access the following addresses.
Caution If a branch instruction is at the upper limit of the internal RAM area, a prefetch operation
(invalid fetch) straddling the on-chip peripheral I/O area does not occur.
RAM Size Access Address
48 KB 03FF3000H to 03FFEFFFH
40 KB 03FF5000H to 03FFEFFFH
32 KB 03FF7000H to 03FFEFFFH
24 KB 03FF9000H to 03FFEFFFH
(2) Data space
With the V850ES/SG2 and V850ES/SG2-H, it seems that there are sixty-four 64 MB address spaces on the 4
GB CPU address space. Therefore, the least significant bit (bit 25) of a 26-bit address is sign-extended to 32
bits and allocated as an address.
<R>
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
76
(a) Application example of wraparound
If R = r0 (zero register) is specified for the LD/ST disp16 [R] instruction, a range of addresses 00000000H
±32 KB can be addressed by sign-extended disp16. All the resources, including the internal hardware, can
be addressed by one pointer.
The zero register (r0) is a register fixed to 0 by hardware, and practically eliminates the need for registers
dedicated to pointers.
Example
μ
PD703261Y
Internal ROM area
On-chip peripheral
I/O area
Internal RAM area
32 KB
4 KB
28 KB
(R = )
00007FFFH
00000000H
FFFFF000H
FFFFEFFFH
FFFFFFFFH
FFFF8000H
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 77
Figure 3-14. Recommended Memory Map
Data spaceProgram space
On-chip
peripheral I/O
On-chip
peripheral I/O
Internal RAM
Internal RAM
Internal ROM
External
memory
Use prohibited
External
memory
Use prohibited
Note
Internal RAM
Program space
64 MB
Internal ROM Internal ROM
FFFFFFFFH
FFFFF000H
FFFFEFFFH
FFFF0000H
FFFEFFFFH
04000000H
03FFFFFFH
03FFF000H
03FFEFFFH
03FF3000H
03FF2FFFH
03FF0000H
03FEFFFFH
01000000H
00FFFFFFH
000A0000H
0009FFFFH
00100000H
000FFFFFH
00000000H
FFFFFFFFH
FFFFF000H
FFFFEFFFH
FFFF3000H
FFFF2FFFH
FFFF0000H
FFFEFFFFH
00100000H
000FFFFFH
00000000H
Use prohibited
Note In the CAN controller version, the data space of addresses 03FEC000H to 03FEEFFFH is assigned as
the programmable peripheral I/O area. Only the programmable peripheral I/O area is seen as images of
256 MB each in the 4 GB address space.
Remarks 1. indicates the recommended area.
2. This figure is the recommended memory map of the
μ
PD703263HY.
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
78
3.4.6 Peripheral I/O registers
(1/11)
Manipulatable Bits Address Function Register Name Symbol R/W
1 8 16
Default Value
FFFFF004H Port DL register PDL √ 0000HNote 1
FFFFF004H Port DL register L PDLL √ √ 00HNote 1
FFFFF005H Port DL register H PDLH √ √ 00HNote 1
FFFFF006H Port DH register PDH √ √ 00HNote 1
FFFFF00AH Port CT register PCT √ √ 00HNote 1
FFFFF00CH Port CM register PCM √ √ 00HNote 1
FFFFF024H Port DL mode register PMDL √ FFFFH
FFFFF024H Port DL mode register L PMDLL √ √ FFH
FFFFF025H Port DL mode register H PMDLH √ √ FFH
FFFFF026H Port DH mode register PMDH √ √ FFH
FFFFF02AH Port CT mode register PMCT √ √ FFH
FFFFF02CH Port CM mode register PMCM √ √ FFH
FFFFF044H Port DL mode control register PMCDL √ 0000H
FFFFF044H Port DL mode control register L PMCDLL √ √ 00H
FFFFF045H Port DL mode control register H PMCDLH √ √ 00H
FFFFF046H Port DH mode control register PMCDH √ √ 00H
FFFFF04AH Port CT mode control register PMCCT √ √ 00H
FFFFF04CH Port CM mode control register PMCCM √ √ 00H
FFFFF064H Peripheral I/O area select control register BPCNote 2
√ 0000H
FFFFF066H Bus size configuration register BSC √ 5555H
FFFFF06EH System wait control register VSWC √ 77H
FFFFF080H DMA source address register 0L DSA0L √ Undefined
FFFFF082H DMA source address register 0H DSA0H √ Undefined
FFFFF084H DMA destination address register 0L DDA0L √ Undefined
FFFFF086H DMA destination address register 0H DDA0H √ Undefined
FFFFF088H DMA source address register 1L DSA1L √ Undefined
FFFFF08AH DMA source address register 1H DSA1H √ Undefined
FFFFF08CH DMA destination address register 1L DDA1L √ Undefined
FFFFF08EH DMA destination address register 1H DDA1H √ Undefined
FFFFF090H DMA source address register 2L DSA2L √ Undefined
FFFFF092H DMA source address register 2H DSA2H √ Undefined
FFFFF094H DMA destination address register 2L DDA2L √ Undefined
FFFFF096H DMA destination address register 2H DDA2H √ Undefined
FFFFF098H DMA source address register 3L DSA3L √ Undefined
FFFFF09AH DMA source address register 3H DSA3H √ Undefined
FFFFF09CH DMA destination address register 3L DDA3L √ Undefined
FFFFF09EH DMA destination address register 3H DDA3H √ Undefined
FFFFF0C0H DMA transfer count register 0 DBC0 √ Undefined
FFFFF0C2H DMA transfer count register 1 DBC1 √ Undefined
FFFFF0C4H DMA transfer count register 2 DBC2
R/W
√ Undefined
Notes 1. The output latch is 00H or 0000H. When these registers are in the input mode, the pin statuses are read.
2. CAN controller versions only
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 79
(2/11)
Manipulatable BitsAddress Function Register Name Symbol R/W
1 8 16
Default Value
FFFFF0C6H DMA transfer count register 3 DBC3 √ Undefined
FFFFF0D0H DMA addressing control register 0 DADC0 √ 0000H
FFFFF0D2H DMA addressing control register 1 DADC1 √ 0000H
FFFFF0D4H DMA addressing control register 2 DADC2 √ 0000H
FFFFF0D6H DMA addressing control register 3 DADC3 √ 0000H
FFFFF0E0H DMA channel control register 0 DCHC0 √ √ 00H
FFFFF0E2H DMA channel control register 1 DCHC1 √ √ 00H
FFFFF0E4H DMA channel control register 2 DCHC2 √ √ 00H
FFFFF0E6H DMA channel control register 3 DCHC3 √ √ 00H
FFFFF100H Interrupt mask register 0 IMR0 √ FFFFH
FFFFF100H Interrupt mask register 0L IMR0L √ √ FFH
FFFFF101H Interrupt mask register 0H IMR0H √ √ FFH
FFFFF102H Interrupt mask register 1 IMR1 √ FFFFH
FFFFF102H Interrupt mask register 1L IMR1L √ √ FFH
FFFFF103H Interrupt mask register 1H IMR1H √ √ FFH
FFFFF104H Interrupt mask register 2 IMR2 √ FFFFH
FFFFF104H Interrupt mask register 2L IMR2L √ √ FFH
FFFFF105H Interrupt mask register 2H IMR2H √ √ FFH
FFFFF106H Interrupt mask register 3 IMR3 √ FFFFH
FFFFF106H Interrupt mask register 3L IMR3L √ √ FFH
FFFFF107H Interrupt mask register 3H IMR3H √ √ FFH
FFFFF110H Interrupt control register LVIICNote √ √ 47H
FFFFF112H Interrupt control register PIC0 √ √ 47H
FFFFF114H Interrupt control register PIC1 √ √ 47H
FFFFF116H Interrupt control register PIC2 √ √ 47H
FFFFF118H Interrupt control register PIC3 √ √ 47H
FFFFF11AH Interrupt control register PIC4 √ √ 47H
FFFFF11CH Interrupt control register PIC5 √ √ 47H
FFFFF11EH Interrupt control register PIC6 √ √ 47H
FFFFF120H Interrupt control register PIC7 √ √ 47H
FFFFF122H Interrupt control register TQ0OVIC √ √ 47H
FFFFF124H Interrupt control register TQ0CCIC0 √ √ 47H
FFFFF126H Interrupt control register TQ0CCIC1 √ √ 47H
FFFFF128H Interrupt control register TQ0CCIC2 √ √ 47H
FFFFF12AH Interrupt control register TQ0CCIC3 √ √ 47H
FFFFF12CH Interrupt control register TP0OVIC √ √ 47H
FFFFF12EH Interrupt control register TP0CCIC0 √ √ 47H
FFFFF130H Interrupt control register TP0CCIC1 √ √ 47H
FFFFF132H Interrupt control register TP1OVIC √ √ 47H
FFFFF134H Interrupt control register TP1CCIC0 √ √ 47H
FFFFF136H Interrupt control register TP1CCIC1 √ √ 47H
FFFFF138H Interrupt control register TP2OVIC
R/W
√ √ 47H
Note V850ES/SG2 versions only
<R>
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
80
(3/11)
Manipulatable Bits Address Function Register Name Symbol R/W
1 8 16
Default Value
FFFFF13AH Interrupt control register TP2CCIC0 √ √ 47H
FFFFF13CH Interrupt control register TP2CCIC1 √ √ 47H
FFFFF13EH Interrupt control register TP3OVIC √ √ 47H
FFFFF140H Interrupt control register TP3CCIC0 √ √ 47H
FFFFF142H Interrupt control register TP3CCIC1 √ √ 47H
FFFFF144H Interrupt control register TP4OVIC √ √ 47H
FFFFF146H Interrupt control register TP4CCIC0 √ √ 47H
FFFFF148H Interrupt control register TP4CCIC1 √ √ 47H
FFFFF14AH Interrupt control register TP5OVIC √ √ 47H
FFFFF14CH Interrupt control register TP5CCIC0 √ √ 47H
FFFFF14EH Interrupt control register TP5CCIC1 √ √ 47H
FFFFF150H Interrupt control register TM0EQIC0 √ √ 47H
FFFFF152H Interrupt control register CB0RIC/IICIC1Note 1 √ √ 47H
FFFFF154H Interrupt control register CB0TIC √ √ 47H
FFFFF156H Interrupt control register CB1RIC √ √ 47H
FFFFF158H Interrupt control register CB1TIC √ √ 47H
FFFFF15AH Interrupt control register CB2RIC √ √ 47H
FFFFF15CH Interrupt control register CB2TIC √ √ 47H
FFFFF15EH Interrupt control register CB3RIC √ √ 47H
FFFFF160H Interrupt control register CB3TIC √ √ 47H
FFFFF162H Interrupt control register
UA0RIC/CB4RIC
√ √ 47H
FFFFF164H Interrupt control register UA0TIC/CB4TIC √ √ 47H
FFFFF166H Interrupt control register UA1RIC/IICIC2Note 1 √ √ 47H
FFFFF168H Interrupt control register UA1TIC √ √ 47H
FFFFF16AH Interrupt control register UA2RIC/IICIC0Note 1 √ √ 47H
FFFFF16CH Interrupt control register UA2TIC √ √ 47H
FFFFF16EH Interrupt control register ADIC √ √ 47H
FFFFF170H Interrupt control register DMAIC0 √ √ 47H
FFFFF172H Interrupt control register DMAIC1 √ √ 47H
FFFFF174H Interrupt control register DMAIC2 √ √ 47H
FFFFF176H Interrupt control register DMAIC3 √ √ 47H
FFFFF178H Interrupt control register KRIC √ √ 47H
FFFFF17AH Interrupt control register WTIIC √ √ 47H
FFFFF17CH Interrupt control register WTIC √ √ 47H
FFFFF17EH Interrupt control register ERRIC0Note 2/
ERRICNote 3
√ √ 47H
FFFFF180H Interrupt control register WUPIC0Note 2/
STAICNote 3
√ √ 47H
FFFFF182H Interrupt control register RECIC0Note 2/
IEIC1Note 3
R/W
√ √ 47H
Notes 1. I2C bus versions (Y products) only
2. CAN controller versions only
3. IEBus controller versions only
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 81
(4/11)
Manipulatable BitsAddress Function Register Name Symbol R/W
1 8 16
Default Value
FFFFF184H Interrupt control register TRXIC0Note 1/
IEIC2Note 2
R/W √ √ 47H
FFFFF1FAH In-service priority register ISPR R √ √ 00H
FFFFF1FCH Command register PRCMD W √ Undefined
FFFFF1FEH Power save control register PSC √ √ 00H
FFFFF200H A/D converter mode register 0 ADA0M0 √ √ 00H
FFFFF201H A/D converter mode register 1 ADA0M1 √ √ 00H
FFFFF202H A/D converter channel specification register ADA0S √ √ 00H
FFFFF203H A/D converter mode register 2 ADA0M2 √ √ 00H
FFFFF204H Power-fail compare mode register ADA0PFM √ √ 00H
FFFFF205H Power-fail compare threshold value register ADA0PFT
R/W
√ √ 00H
FFFFF210H A/D conversion result register 0 ADA0CR0 √ Undefined
FFFFF211H A/D conversion result register 0H ADA0CR0H √ Undefined
FFFFF212H A/D conversion result register 1 ADA0CR1 √ Undefined
FFFFF213H A/D conversion result register 1H ADA0CR1H √ Undefined
FFFFF214H A/D conversion result register 2 ADA0CR2 √ Undefined
FFFFF215H A/D conversion result register 2H ADA0CR2H √ Undefined
FFFFF216H A/D conversion result register 3 ADA0CR3 √ Undefined
FFFFF217H A/D conversion result register 3H ADA0CR3H √ Undefined
FFFFF218H A/D conversion result register 4 ADA0CR4 √ Undefined
FFFFF219H A/D conversion result register 4H ADA0CR4H √ Undefined
FFFFF21AH A/D conversion result register 5 ADA0CR5 √ Undefined
FFFFF21BH A/D conversion result register 5H ADA0CR5H √ Undefined
FFFFF21CH A/D conversion result register 6 ADA0CR6 √ Undefined
FFFFF21DH A/D conversion result register 6H ADA0CR6H √ Undefined
FFFFF21EH A/D conversion result register 7 ADA0CR7 √ Undefined
FFFFF21FH A/D conversion result register 7H ADA0CR7H √ Undefined
FFFFF220H A/D conversion result register 8 ADA0CR8 √ Undefined
FFFFF221H A/D conversion result register 8H ADA0CR8H √ Undefined
FFFFF222H A/D conversion result register 9 ADA0CR9 √ Undefined
FFFFF223H A/D conversion result register 9H ADA0CR9H √ Undefined
FFFFF224H A/D conversion result register 10 ADA0CR10 √ Undefined
FFFFF225H A/D conversion result register 10H ADA0CR10H √ Undefined
FFFFF226H A/D conversion result register 11 ADA0CR11 √ Undefined
FFFFF227H A/D conversion result register 11H ADA0CR11H
R
√ Undefined
FFFFF280H D/A converter conversion value setting register 0 DA0CS0 √ 00H
FFFFF281H D/A converter conversion value setting register 1 DA0CS1 √ 00H
FFFFF282H D/A converter mode register DA0M √ √ 00H
FFFFF300H Key return mode register KRM √ √ 00H
FFFFF308H Selector operation control register 0 SELCNT0 √ √ 00H
FFFFF310H CRC input register CRCIN
R/W
√ 00H
Notes 1. CAN controller versions only
2. IEBus controller versions only
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
82
(5/11)
Manipulatable Bits Address Function Register Name Symbol R/W
1 8 16
D0000H
efault Value
FFFFF312H CRC data register CRCD √ 0000H
FFFFF318H Noise elimination control register NFC √ 00H
FFFFF320H BRG1 prescaler mode register PRSM1 √ √ 00H
FFFFF321H BRG1 prescaler compare register PRSCM1 √ 00H
FFFFF324H BRG2 prescaler mode register PRSM2 √ √ 00H
FFFFF325H BRG2 prescaler compare register PRSCM2 √ 00H
FFFFF328H BRG3 prescaler mode register PRSM3 √ √ 00H
FFFFF329H BRG3 prescaler compare register PRSCM3 √ 00H
FFFFF340H IIC division clock select register OCKS0Note 1
√ 00H
FFFFF344H IIC division clock select register OCKS1Note 1
√ 00H
FFFFF348H IEBus clock select register OCKS2Note 2
√ 00H
FFFFF360H IEBus control register BCRNote 2 √ √ 00H
FFFFF361H IEBus power save register PSRNote 2
R/W
√ √ 00H
FFFFF362H IEBus slave status register SSRNote 2 √ √ 81H
FFFFF363H IEBus unit status register USRNote 2
R
√ √ 00H
FFFFF364H IEBus interrupt status register ISRNote 2 √ √ 00H
FFFFF365H IEBus error status register ESRNote 2 √ √ 00H
FFFFF366H IEBus unit address register UARNote 2
√ 0000H
FFFFF368H IEBus slave address register SARNote 2
R/W
√ 0000H
FFFFF36AH IEBus partner address register PARNote 2
√ 0000H
FFFFF36CH IEBus receive slave address register RSANote 2
R
√ 0000H
FFFFF36EH IEBus control data register CDRNote 2
√ 00H
FFFFF36FH IEBus telegraph length register DLRNote 2
√ 01H
FFFFF370H IEBus data register DRNote 2
R/W
√ 00H
FFFFF371H IEBus field status register FSRNote 2
√ 00H
FFFFF372H IEBus success count register SCRNote 2
√ 01H
FFFFF373H IEBus communication count register CCRNote 2
R
√ 20H
FFFFF400H Port 0 register P0 √ √ 00HNote 3
FFFFF402H Port 1 register P1 √ √ 00HNote 3
FFFFF406H Port 3 register P3 √ 0000HNote 3
FFFFF406H Port 3 register L P3L √ √ 00HNote 3
FFFFF407H Port 3 register H P3H √ √ 00HNote 3
FFFFF408H Port 4 register P4 √ √ 00HNote 3
FFFFF40AH Port 5 register P5 √ √ 00HNote 3
FFFFF40EH Port 7 register L P7L √ √ 00HNote 3
FFFFF40FH Port 7 register H P7H √ √ 00HNote 3
FFFFF412H Port 9 register P9 √ 0000HNote 3
FFFFF412H Port 9 register L P9L √ √ 00HNote 3
FFFFF413H Port 9 register H P9H √ √ 00HNote 3
FFFFF420H Port 0 mode register PM0
R/W
√ √ FFH
Notes 1. I2C bus versions (Y products) only
2. IEBus controller versions only
3. The output latch is 00H or 0000H. When these registers are input, the pin statuses are read.
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 83
(6/11)
Manipulatable BitsAddress Function Register Name Symbol R/W
1 8 16
Default Value
FFFFF422H Port 1 mode register PM1 √ √ FFH
FFFFF426H Port 3 mode register PM3 √ FFFFH
FFFFF426H Port 3 mode register L PM3L √ √ FFH
FFFFF427H Port 3 mode register H PM3H √ √ FFH
FFFFF428H Port 4 mode register PM4 √ √ FFH
FFFFF42AH Port 5 mode register PM5 √ √ FFH
FFFFF42EH Port 7 mode register L PM7L √ √ FFH
FFFFF42FH Port 7 mode register H PM7H √ √ FFH
FFFFF432H Port 9 mode register PM9 √ FFFFH
FFFFF432H Port 9 mode register L PM9L √ √ FFH
FFFFF433H Port 9 mode register H PM9H √ √ FFH
FFFFF440H Port 0 mode control register PMC0 √ √ 00H
FFFFF446H Port 3 mode control register PMC3 √ 0000H
FFFFF446H Port 3 mode control register L PMC3L √ √ 00H
FFFFF447H Port 3 mode control register H PMC3H √ √ 00H
FFFFF448H Port 4 mode control register PMC4 √ √ 00H
FFFFF44AH Port 5 mode control register PMC5 √ √ 00H
FFFFF452H Port 9 mode control register PMC9 √ 0000H
FFFFF452H Port 9 mode control register L PMC9L √ √ 00H
FFFFF453H Port 9 mode control register H PMC9H √ √ 00H
FFFFF460H Port 0 function control register PFC0 √ √ 00H
FFFFF466H Port 3 function control register PFC3 √ 0000H
FFFFF466H Port 3 function control register L PFC3L √ √ 00H
FFFFF467H Port 3 function control register H PFC3H √ √ 00H
FFFFF468H Port 4 function control register PFC4 √ √ 00H
FFFFF46AH Port 5 function control register PFC5 √ √ 00H
FFFFF472H Port 9 function control register PFC9 √ 0000H
FFFFF472H Port 9 function control register L PFC9L √ √ 00H
FFFFF473H Port 9 function control register H PFC9H √ √ 00H
FFFFF484H Data wait control register 0 DWC0 √ 7777H
FFFFF488H Address wait control register AWC √ FFFFH
FFFFF48AH Bus cycle control register BCC √ AAAAH
FFFFF540H TMQ0 control register 0 TQ0CTL0 √ √ 00H
FFFFF541H TMQ0 control register 1 TQ0CTL1 √ √ 00H
FFFFF542H TMQ0 I/O control register 0 TQ0IOC0 √ √ 00H
FFFFF543H TMQ0 I/O control register 1 TQ0IOC1 √ √ 00H
FFFFF544H TMQ0 I/O control register 2 TQ0IOC2 √ √ 00H
FFFFF545H TMQ0 option register 0 TQ0OPT0 √ √ 00H
FFFFF546H TMQ0 capture/compare register 0 TQ0CCR0 √ 0000H
FFFFF548H TMQ0 capture/compare register 1 TQ0CCR1 √ 0000H
FFFFF54AH TMQ0 capture/compare register 2 TQ0CCR2 √ 0000H
FFFFF54CH TMQ0 capture/compare register 3 TQ0CCR3
R/W
√ 0000H
FFFFF54EH TMQ0 counter read buffer register TQ0CNT R √ 0000H
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
84
(7/11)
Manipulatable Bits Address Function Register Name Symbol R/W
1 8 16
Default Value
FFFFF590H TMP0 control register 0 TP0CTL0 √ √ 00H
FFFFF591H TMP0 control register 1 TP0CTL1 √ √ 00H
FFFFF592H TMP0I/O control register 0 TP0IOC0 √ √ 00H
FFFFF593H TMP0I/O control register 1 TP0IOC1 √ √ 00H
FFFFF594H TMP0I/O control register 2 TP0IOC2 √ √ 00H
FFFFF595H TMP0 option register 0 TP0OPT0 √ √ 00H
FFFFF596H TMP0 capture/compare register 0 TP0CCR0 √ 0000H
FFFFF598H TMP0 capture/compare register 1 TP0CCR1
R/W
√ 0000H
FFFFF59AH TMP0 counter read buffer register TP0CNT R √ 0000H
FFFFF5A0H TMP1 control register 0 TP1CTL0 √ √ 00H
FFFFF5A1H TMP1 control register 1 TP1CTL1 √ √ 00H
FFFFF5A2H TMP1I/O control register 0 TP1IOC0 √ √ 00H
FFFFF5A3H TMP1I/O control register 1 TP1IOC1 √ √ 00H
FFFFF5A4H TMP1I/O control register 2 TP1IOC2 √ √ 00H
FFFFF5A5H TMP1 option register 0 TP1OPT0 √ √ 00H
FFFFF5A6H TMP1 capture/compare register 0 TP1CCR0 √ 0000H
FFFFF5A8H TMP1 capture/compare register 1 TP1CCR1
R/W
√ 0000H
FFFFF5AAH TMP1 counter read buffer register TP1CNT R √ 0000H
FFFFF5B0H TMP2 control register 0 TP2CTL0 √ √ 00H
FFFFF5B1H TMP2 control register 1 TP2CTL1 √ √ 00H
FFFFF5B2H TMP2I/O control register 0 TP2IOC0 √ √ 00H
FFFFF5B3H TMP2I/O control register 1 TP2IOC1 √ √ 00H
FFFFF5B4H TMP2I/O control register 2 TP2IOC2 √ √ 00H
FFFFF5B5H TMP2 option register 0 TP2OPT0 √ √ 00H
FFFFF5B6H TMP2 capture/compare register 0 TP2CCR0 √ 0000H
FFFFF5B8H TMP2 capture/compare register 1 TP2CCR1
R/W
√ 0000H
FFFFF5BAH TMP2 counter read buffer register TP2CNT R √ 0000H
FFFFF5C0H TMP3 control register 0 TP3CTL0 √ √ 00H
FFFFF5C1H TMP3 control register 1 TP3CTL1 √ √ 00H
FFFFF5C2H TMP3I/O control register 0 TP3IOC0 √ √ 00H
FFFFF5C3H TMP3I/O control register 1 TP3IOC1 √ √ 00H
FFFFF5C4H TMP3I/O control register 2 TP3IOC2 √ √ 00H
FFFFF5C5H TMP3 option register 0 TP3OPT0 √ √ 00H
FFFFF5C6H TMP3 capture/compare register 0 TP3CCR0 √ 0000H
FFFFF5C8H TMP3 capture/compare register 1 TP3CCR1
R/W
√ 0000H
FFFFF5CAH TMP3 counter read buffer register TP3CNT R √ 0000H
FFFFF5D0H TMP4 control register 0 TP4CTL0 √ √ 00H
FFFFF5D1H TMP4 control register 1 TP4CTL1 √ √ 00H
FFFFF5D2H TMP4I/O control register 0 TP4IOC0 √ √ 00H
FFFFF5D3H TMP4I/O control register 1 TP4IOC1 √ √ 00H
FFFFF5D4H TMP4I/O control register 2 TP4IOC2 √ √ 00H
FFFFF5D5H TMP4 option register 0 TP4OPT0 √ √ 00H
FFFFF5D6H TMP4 capture/compare register 0 TP4CCR0 √ 0000H
FFFFF5D8H TMP4 capture/compare register 1 TP4CCR1
R/W
√ 0000H
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 85
(8/11)
Manipulatable Bits Address Function Register Name Symbol R/W
1 8 16 32
Default
Value
FFFFF5DAH TMP4 counter read buffer register TP4CNT R √ 0000H
FFFFF5E0H TMP5 control register 0 TP5CTL0 √ √ 00H
FFFFF5E1H TMP5 control register 1 TP5CTL1 √ √ 00H
FFFFF5E2H TMP5I/O control register 0 TP5IOC0 √ √ 00H
FFFFF5E3H TMP5I/O control register 1 TP5IOC1 √ √ 00H
FFFFF5E4H TMP5I/O control register 2 TP5IOC2 √ √ 00H
FFFFF5E5H TMP5 option register 0 TP5OPT0 √ √ 00H
FFFFF5E6H TMP5 capture/compare register 0 TP5CCR0 √ 0000H
FFFFF5E8H TMP5 capture/compare register 1 TP5CCR1
R/W
√ 0000H
FFFFF5EAH TMP5 counter read buffer register TP5CNT R √ 0000H
FFFFF680H Watch timer operation mode register WTM √ √ 00H
FFFFF690H TMM0 control register 0 TM0CTL0 √ √ 00H
FFFFF694H TMM0 compare register 0 TM0CMP0 √ 0000H
FFFFF6C0H Oscillation stabilization time select register OSTS √ 06H
FFFFF6C1H PLL lockup time specification register PLLS √ 03H
FFFFF6D0H Watchdog timer mode register 2 WDTM2 √ 67H
FFFFF6D1H Watchdog timer enable register WDTE √ 9AH
FFFFF6E0H Real-time output buffer register 0L RTBL0 √ √ 00H
FFFFF6E2H Real-time output buffer register 0H RTBH0 √ √ 00H
FFFFF6E4H Real-time output port mode register 0 RTPM0 √ √ 00H
FFFFF6E5H Real-time output port control register 0 RTPC0 √ √ 00H
FFFFF706H Port 3 function control expansion register L PFCE3L √ √ 00H
FFFFF70AH Port 5 function control expansion register PFCE5 √ √ 00H
FFFFF712H Port 9 function control expansion register PFCE9 √ 0000H
FFFFF712H Port 9 function control expansion register L PFCE9L √ √ 00H
FFFFF713H Port 9 function control expansion register H PFCE9H √ √ 00H
FFFFF802H System status register SYS √ √ 00H
FFFFF80CH Internal oscillation mode register RCM √ √ 00H
FFFFF810H DMA trigger factor register 0 DTFR0 √ √ 00H
FFFFF812H DMA trigger factor register 1 DTFR1 √ √ 00H
FFFFF814H DMA trigger factor register 2 DTFR2 √ √ 00H
FFFFF816H DMA trigger factor register 3 DTFR3 √ √ 00H
FFFFF820H Power save mode register PSMR √ √ 00H
FFFFF822H Clock control register CKC
R/W
√ √ 0AH
FFFFF824H Lock register LOCKR R √ √ 00H
FFFFF828H Processor clock control register PCC √ √ 03H
FFFFF82CH PLL control register PLLCTL
R/W
√ √ 01H
FFFFF82EH CPU operation clock status register CCLS R √ √ 00H
FFFFF840H Correction address register 0 CORAD0 √ 00000000H
FFFFF840H Correction address register 0L CORAD0L √ 0000H
FFFFF842H Correction address register 0H CORAD0H
R/W
√ 0000H
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
86
(9/11)
Manipulatable Bits Address Function Register Name Symbol R/W
1 8 16 32
Default
Value
FFFFF844H Correction address register 1 CORAD1 √ 00000000H
FFFFF844H Correction address register 1L CORAD1L √ 0000H
FFFFF846H Correction address register 1H CORAD1H √ 0000H
FFFFF848H Correction address register 2 CORAD2 √ 00000000H
FFFFF848H Correction address register 2L CORAD2L √ 0000H
FFFFF84AH Correction address register 2H CORAD2H √ 0000H
FFFFF84CH Correction address register 3 CORAD3 √ 00000000H
FFFFF84CH Correction address register 3L CORAD3L √ 0000H
FFFFF84EH Correction address register 3H CORAD3H √ 0000H
FFFFF870H Clock monitor mode register CLM √ √ 00H
FFFFF880H Correction control register CORCN √ √ 00H
FFFFF888H Reset source flag register RESF √ √ 00H
FFFFF890H Low voltage detection register LVIMNote 1 √ √ 00H
FFFFF891H Low voltage detection level select register LVISNote 1
√ 00H
FFFFF892H Internal RAM data status register RAMS √ √ 01H
FFFFF8B0H Prescaler mode register 0 PRSM0 √ √ 00H
FFFFF8B1H Prescaler compare register 0 PRSCM0 √ 00H
FFFFF9FCH On-chip debug mode register OCDM √ √ 01H
FFFFF9FEH Peripheral emulation register 1 PEMU1Note 2 √ √ 00H
FFFFFA00H UARTA0 control register 0 UA0CTL0 √ √ 10H
FFFFFA01H UARTA0 control register 1 UA0CTL1 √ 00H
FFFFFA02H UARTA0 control register 2 UA0CTL2 √ FFH
FFFFFA03H UARTA0 option control register 0 UA0OPT0 √ √ 14H
FFFFFA04H UARTA0 status register UA0STR
R/W
√ √ 00H
FFFFFA06H UARTA0 receive data register UA0RX R √ FFH
FFFFFA07H UARTA0 transmit data register UA0TX √ FFH
FFFFFA10H UARTA1 control register 0 UA1CTL0 √ √ 10H
FFFFFA11H UARTA1 control register 1 UA1CTL1 √ 00H
FFFFFA12H UARTA1 control register 2 UA1CTL2 √ FFH
FFFFFA13H UARTA1 option control register 0 UA1OPT0 √ √ 14H
FFFFFA14H UARTA1 status register UA1STR
R/W
√ √ 00H
FFFFFA16H UARTA1 receive data register UA1RX R √ FFH
FFFFFA17H UARTA1 transmit data register UA1TX √ FFH
FFFFFA20H UARTA2 control register 0 UA2CTL0 √ √ 10H
FFFFFA21H UARTA2 control register 1 UA2CTL1 √ 00H
FFFFFA22H UARTA2 control register 2 UA2CTL2 √ FFH
FFFFFA23H UARTA2 option control register 0 UA2OPT0 √ √ 14H
FFFFFA24H UARTA2 status register UA2STR
R/W
√ √ 00H
FFFFFA26H UARTA2 receive data register UA2RX R √ FFH
FFFFFA27H UARTA2 transmit data register UA2TX √ FFH
FFFFFC00H External interrupt falling edge specification register 0 INTF0
R/W
√ √ 00H
Notes 1. V850ES/SG2 only
2. Only during emulation
<R>
<R>
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 87
(10/11)
Manipulatable BitsAddress Function Register Name Symbol R/W
1 8 16
Default Value
FFFFFC06H External interrupt falling edge specification register 3 INTF3 √ √ 00H
FFFFFC13H External interrupt falling edge specification register 9H INTF9H √ √ 00H
FFFFFC20H External interrupt rising edge specification register 0 INTR0 √ √ 00H
FFFFFC26H External interrupt rising edge specification register 3 INTR3 √ √ 00H
FFFFFC33H External interrupt rising edge specification register 9H INTR9H √ √ 00H
FFFFFC60H Port 0 function register PF0 √ √ 00H
FFFFFC66H Port 3 function register PF3 √ 0000H
FFFFFC66H Port 3 function register L PF3L √ √ 00H
FFFFFC67H Port 3 function register H PF3H √ √ 00H
FFFFFC68H Port 4 function register PF4 √ √ 00H
FFFFFC6AH Port 5 function register PF5 √ √ 00H
FFFFFC72H Port 9 function register PF9 √ 0000H
FFFFFC72H Port 9 function register L PF9L √ √ 00H
FFFFFC73H Port function 9 control register H PF9H √ √ 00H
FFFFFD00H CSIB0 control register 0 CB0CTL0 √ √ 01H
FFFFFD01H CSIB0 control register 1 CB0CTL1 √ √ 00H
FFFFFD02H CSIB0 control register 2 CB0CTL2 √ 00H
FFFFFD03H CSIB0 status register CB0STR
R/W
√ √ 00H
FFFFFD04H CSIB0 receive data register CB0RX √ 0000H
FFFFFD04H CSIB0 receive data register L CB0RXL
R
√ 00H
FFFFFD06H CSIB0 transmit data register CB0TX √ 0000H
FFFFFD06H CSIB0 transmit data register L CB0TXL √ 00H
FFFFFD10H CSIB1 control register 0 CB1CTL0 √ √ 01H
FFFFFD11H CSIB1 control register 1 CB1CTL1 √ √ 00H
FFFFFD12H CSIB1 control register 2 CB1CTL2 √ 00H
FFFFFD13H CSIB1 status register CB1STR
R/W
√ √ 00H
FFFFFD14H CSIB1 receive data register CB1RX √ 0000H
FFFFFD14H CSIB1 receive data register L CB1RXL
R
√ 00H
FFFFFD16H CSIB1 transmit data register CB1TX √ 0000H
FFFFFD16H CSIB1 transmit data register L CB1TXL √ 00H
FFFFFD20H CSIB2 control register 0 CB2CTL0 √ √ 01H
FFFFFD21H CSIB2 control register 1 CB2CTL1 √ √ 00H
FFFFFD22H CSIB2 control register 2 CB2CTL2 √ 00H
FFFFFD23H CSIB2 status register CB2STR
R/W
√ √ 00H
FFFFFD24H CSIB2 receive data register CB2RX √ 0000H
FFFFFD24H CSIB2 receive data register L CB2RXL
R
√ 00H
FFFFFD26H CSIB2 transmit data register CB2TX √ 0000H
FFFFFD26H CSIB2 transmit data register L CB2TXL √ 00H
FFFFFD30H CSIB3 control register 0 CB3CTL0 √ √ 01H
FFFFFD31H CSIB3 control register 1 CB3CTL1 √ √ 00H
FFFFFD32H CSIB3 control register 2 CB3CTL2 √ 00H
FFFFFD33H CSIB3 status register CB3STR
R/W
√ √ 00H
FFFFFD34H CSIB3 receive data register CB3RX √ 0000H
FFFFFD34H CSIB3 receive data register L CB3RXL
R
√ 00H
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
88
(11/11)
Manipulatable Bits Address Function Register Name Symbol R/W
1 8 16
Default Value
FFFFFD36H CSIB3 transmit data register CB3TX √ 0000H
FFFFFD36H CSIB3 transmit data register L CB3TXL √ 00H
FFFFFD40H CSIB4 control register 0 CB4CTL0 √ √ 01H
FFFFFD41H CSIB4 control register 1 CB4CTL1 √ √ 00H
FFFFFD42H CSIB4 control register 2 CB4CTL2 √ 00H
FFFFFD43H CSIB4 status register CB4STR
R/W
√ √ 00H
FFFFFD44H CSIB4 receive data register CB4RX √ 0000H
FFFFFD44H CSIB4 receive data register L CB4RXL
R
√ 00H
FFFFFD46H CSIB4 transmit data register CB4TX √ 0000H
FFFFFD46H CSIB4 transmit data register L CB4TXL √ 00H
FFFFFD80H IIC shift register 0 IIC0Note
√ 00H
FFFFFD82H IIC control register 0 IICC0Note √ √ 00H
FFFFFD83H Slave address register 0 SVA0Note
√ 00H
FFFFFD84H IIC clock select register 0 IICCL0Note √ √ 00H
FFFFFD85H IIC function expansion register 0 IICX0Note
R/W
√ √ 00H
FFFFFD86H IIC status register 0 IICS0Note R
√ √ 00H
FFFFFD8AH IIC flag register 0 IICF0Note √ √ 00H
FFFFFD90H IIC shift register 1 IIC1Note
√ 00H
FFFFFD92H IIC control register 1 IICC1Note √ √ 00H
FFFFFD93H Slave address register 1 SVA1Note
√ 00H
FFFFFD94H IIC clock select register 1 IICCL1Note √ √ 00H
FFFFFD95H IIC function expansion register 1 IICX1Note
R/W
√ √ 00H
FFFFFD96H IIC status register 1 IICS1Note R
√ √ 00H
FFFFFD9AH IIC flag register 1 IICF1Note √ √ 00H
FFFFFDA0H IIC shift register 2 IIC2Note
√ 00H
FFFFFDA2H IIC control register 2 IICC2Note √ √ 00H
FFFFFDA3H Slave address register 2 SVA2Note
√ 00H
FFFFFDA4H IIC clock select register 2 IICCL2Note √ √ 00H
FFFFFDA5H IIC function expansion register 2 IICX2Note
R/W
√ √ 00H
FFFFFDA6H IIC status register 2 IICS2Note R
√ √ 00H
FFFFFDAAH IIC flag register 2 IICF2Note √ √ 00H
FFFFFDBEH External bus interface mode control register EXIMC
R/W
√ √ 00H
Note I2C bus versions (Y products) only
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 89
3.4.7 Programmable peripheral I/O registers
The BPC register is used for programmable peripheral I/O register area selection.
(1) Peripheral I/O area select control register (BPC)
The BPC register can be read or written in 16-bit units.
Reset sets this register to 0000H.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address Default value
BPC PA15 0 PA13 PA12 PA11 PA10 PA09 PA08 PA07 PA06 PA05 PA04 PA03 PA02 PA01 PA00 FFFFF064H 0000H
Bit position Bit name Function
Enables/disables usage of programmable peripheral I/O area.
PA15 Usage of programmable peripheral I/O area
0 Usage of programmable peripheral I/O area disabled
1 Usage of programmable peripheral I/O area enabled
15 PA15
13 to 0 PA13 to PA00 Specify an address in programmable peripheral I/O area (corresponding to A27 to A14,
respectively).
Caution When setting the PA15 bit to 1, be sure to set the BPC register to 8FFBH.
When clearing the PA15 bit to 0, be sure to set the BPC register to 0000H.
For a list of the programmable peripheral I/O register areas, see Table 19-16 Register Access Types.
3.4.8 Special registers
Special registers are registers that are protected from being written with illegal data due to a program hang-up. The
V850ES/SG2 and V850ES/SG2-H have eight and seven special registers, respectively.
• Power save control register (PSC)
• Clock control register (CKC)
• Processor clock control register (PCC)
• Clock monitor mode register (CLM)
• Reset source flag register (RESF)
• Low voltage detection register (LVIM)Note
• Internal RAM data status register (RAMS)
• On-chip debug mode register (OCDM)
Note V850ES/SG2 only
In addition, the PRCDM register is provided to protect against a write access to the special registers so that the
application system does not inadvertently stop due to a program hang-up. A write access to the special registers is
made in a specific sequence, and an illegal store operation is reported to the SYS register.
<R>
<R>
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
90
(1) Setting data to special registers
Set data to the special registers in the following sequence.
<1> Disable DMA operation.
<2> Prepare data to be set to the special register in a general-purpose register.
<3> Write the data prepared in <2> to the PRCMD register.
<4> Write the setting data to the special register (by using the following instructions).
• Store instruction (ST/SST instruction)
• Bit manipulation instruction (SET1/CLR1/NOT1 instruction)
(<5> to <9> Insert NOP instructions (5 instructions).)Note
<10> Enable DMA operation if necessary.
[Example] With PSC register (setting standby mode)
ST.B r11, PSMR[r0] ; Set PSMR register (setting IDLE1, IDLE2, and STOP modes).
<1>CLR1 0, DCHCn[r0] ; Disable DMA operation. n = 0 to 3
<2>MOV0x02, r10
<3>ST.B r10, PRCMD[r0] ; Write PRCMD register.
<4>ST.B r10, PSC[r0] ; Set PSC register.
<5>NOPNote ; Dummy instruction
<6>NOPNote ; Dummy instruction
<7>NOPNote ; Dummy instruction
<8>NOPNote ; Dummy instruction
<9>NOPNote ; Dummy instruction
<10>SET1 0, DCHCn[r0] ; Enable DMA operation. n = 0 to 3
(next instruction)
There is no special sequence to read a special register.
Note Five NOP instructions or more must be inserted immediately after setting the IDLE1 mode, IDLE2
mode, or STOP mode (by setting the PSC.STP bit to 1).
Cautions 1. When a store instruction is executed to store data in the command register, interrupts are
not acknowledged. This is because it is assumed that steps <3> and <4> above are
performed by successive store instructions. If another instruction is placed between <3>
and <4>, and if an interrupt is acknowledged by that instruction, the above sequence may
not be established, causing malfunction.
2. Although dummy data is written to the PRCMD register, use the same general-purpose
register used to set the special register (<4> in Example) to write data to the PRCMD
register (<3> in Example). The same applies when a general-purpose register is used for
addressing.
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 91
(2) Command register (PRCMD)
The PRCMD register is an 8-bit register that protects the registers that may seriously affect the application
system from being written, so that the system does not inadvertently stop due to a program hang-up. The first
write access to a special register is valid after data has been written in advance to the PRCMD register. In this
way, the value of the special register can be rewritten only in a specific sequence, so as to protect the register
from an illegal write access.
The PRCMD register is write-only, in 8-bit units (undefined data is read when this register is read).
7
REG7PRCMD
6
REG6
5
REG5
4
REG4
3
REG3
2
REG2
1
REG1
0
REG0
After reset: Undefined W Address: FFFFF1FCH
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
92
(3) System status register (SYS)
Status flags that indicate the operation status of the overall system are allocated to this register.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
0
Protection error did not occur
Protection error occurred
PRERR
0
1
Detects protection error
SYS 0 0 0 0 0 0 PRERR
After reset: 00H R/W Address: FFFFF802H
< >
The PRERR flag operates under the following conditions.
(a) Set condition (PRERR flag = 1)
(i) When data is written to a special register without writing anything to the PRCMD register (when <4> is
executed without executing <3> in 3.4.8 (1) Setting data to special registers)
(ii) When data is written to an on-chip peripheral I/O register other than a special register (including
execution of a bit manipulation instruction) after writing data to the PRCMD register (if <4> in 3.4.8 (1)
Setting data to special registers is not the setting of a special register)
Remark Even if an on-chip peripheral I/O register is read (except by a bit manipulation instruction)
between an operation to write the PRCMD register and an operation to write a special register,
the PRERR flag is not set, and the set data can be written to the special register.
(b) Clear condition (PRERR flag = 0)
(i) When 0 is written to the PRERR flag
(ii) When the system is reset
Cautions 1. If 0 is written to the PRERR bit of the SYS register, which is not a special register,
immediately after a write access to the PRCMD register, the PRERR bit is cleared to 0
(the write access takes precedence).
2. If data is written to the PRCMD register, which is not a special register, immediately
after a write access to the PRCMD register, the PRERR bit is set to 1.
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 93
3.4.9 Cautions
(1) Registers to be set first
Be sure to set the following registers first when using the V850ES/SG2 and V850ES/SG2-H.
• System wait control register (VSWC)
• On-chip debug mode register (OCDM)
• Watchdog timer mode register 2 (WDTM2)
After setting the VSWC, OCDM, and WDTM2 registers, set the other registers as necessary.
When using the external bus, set each pin to the alternate-function bus control pin mode by using the port-
related registers after setting the above registers.
(a) System wait control register (VSWC)
The VSWC register controls wait of bus access to the on-chip peripheral I/O registers.
Three clocks are required to access an on-chip peripheral I/O register (without a wait cycle). The
V850ES/SG2 and V850ES/SG2-H require wait cycles according to the operating frequency. Set the
following value to the VSWC register in accordance with the frequency used. However, if fCLK is greater
than 20 MHz, only the V850ES/SG2-H can be used.
The VSWC register can be read or written in 8-bit units (address: FFFFF06EH, default value: 77H).
Operating Frequency (fCLK) Set Value of VSWC Number of Waits
32 kHz ≤ fCLK < 16.6 MHz 00H 0 (no waits)
16.6 MHz ≤ fCLK < 25 MHz 01H 1
25 MHz ≤ fCLK ≤ 32 MHz 11H 2
(b) On-chip debug mode register (OCDM)
For details, see CHAPTER 31 ON-CHIP DEBUG FUNCTION.
(c) Watchdog timer mode register 2 (WDTM2)
The WDTM2 register sets the overflow time and the operation clock of the watchdog timer 2.
The watchdog timer 2 automatically starts in the reset mode after reset is released. Write the WDTM2
register to activate this operation.
For details, see CHAPTER 11 FUNCTIONS OF WATCHDOG TIMER 2.
<R>
<R>
<R>
<R>
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
94
(2) Accessing specific on-chip peripheral I/O registers
This product has two types of internal system buses.
One is a CPU bus and the other is a peripheral bus that interfaces with low-speed peripheral hardware.
The clock of the CPU bus and the clock of the peripheral bus are asynchronous. If an access to the CPU and
an access to the peripheral hardware conflict, therefore, unexpected illegal data may be transferred. If there is
a possibility of a conflict, the number of cycles for accessing the CPU changes when the peripheral hardware is
accessed, so that correct data is transferred. As a result, the CPU does not start processing of the next
instruction but enters the wait status. If this wait status occurs, the number of clocks required to execute an
instruction increases by the number of wait clocks shown below.
This must be taken into consideration if real-time processing is required.
When specific on-chip peripheral I/O registers are accessed, more wait states may be required in addition to
the wait states set by the VSWC register.
The access conditions and how to calculate the number of wait states to be inserted (number of CPU clocks)
at this time are shown below.
(1/2)
Peripheral Function Register Name Access k
TPnCNT Read 1 or 2
Write • 1st access: No wait
• Continuous write: 3 or 4
16-bit timer/event counter P (TMP)
(n = 0 to 5) TPnCCR0, TPnCCR1
Read 1 or 2
TQ0CNT Read 1 or 2
Write • 1st access: No wait
• Continuous write: 3 or 4
16-bit timer/event counter Q (TMQ)
TQ0CCR0 to TQ0CCR3
Read 1 or 2
Watchdog timer 2 (WDT2) WDTM2 Write
(when WDT2 operating)
3
RTBL0 Write
(RTPC0.RTPOE0 bit = 0)
1 Real-time output function (RTO)
RTBH0 Write
(RTPC0.RTPOE0 bit = 0)
1
ADA0M0 Read 1 or 2
ADA0CR0 to ADA0CR11 Read 1 or 2
A/D converter
ADA0CR0H to ADA0CR11H Read 1 or 2
I2C00 to I2C02Note 1 IICS0 to IICS2 Read 1
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 95
(2/2)
Peripheral Function Register Name Access k
C0GMABT,
C0GMABTD,
C0MASKaL, C0MASKaH,
C0LEC,
C0INFO,
C0ERC,
C0IE,
C0INTS,
C0BRP,
C0BTR,
C0TS
Read/write (fXX/fCANMOD + 1)/(2 + j) (MIN.)Note 3
(2 × fXX/fCANMOD + 1)/(2 + j) (MAX.)Note 3
C0GMCTRL,
C0GMCS,
C0CTRL
Read/write (fXX/fCAN + 1)/(2 + j) (MIN.)Note 3
(2×fXX/fCAN + 1)/(2 + j) (MAX.)Note 3
Write (fXX/fCANMOD + 1)/(2 + j) (MIN.)Note 3
(2 × fXX/fCANMOD + 1)/(2 + j) (MAX.)Note 3
C0RGPT,
C0TGPT
Read (3 × fXX/fCANMODE + 1)/(2 + j) (MIN.)Note 3
(4 × fXX/fCANMODE + 1)/(2 + j) (MAX.)Note 3
C0LIPT,
C0LOPT
Read (3 × fXX/fCANMODE + 1)/(2 + j) (MIN.)Note
(4 × fXX/fCANMODE + 1)/(2 + j) (MAX.)Note 3
Write (4×fXX/fCAN + 1)/(2 + j) (MIN.)Note 3
(5×fXX/fCAN + 1)/(2 + j) (MAX.)Note 3
C0MCTRLm
Read (3×fXX/fCAN + 1)/(2 + j) (MIN.)Note 3
(4×fXX/fCAN + 1)/(2 + j) (MAX.) ote 3
Write (8 bits) (4 × fXX/fCANMODE + 1)/(2 + j) (MIN.)Note 3
(5 × fXX/fCANMODE + 1)/(2 + j) (MAX.)Note 3
Write (16 bits) (2 × fXX/fCANMODE + 1)/(2 + j) (MIN.)Note 3
(3 × fXX/fCANMODE + 1)/(2 + j) (MAX.)Note 3
CAN controllerNote 2
(m = 0 to 31, a = 1 to 4)
C0MDATA01m, C0MDATA0m,
C0MDATA1m, C0MDATA23m,
C0MDATA2m, C0MDATA3m,
C0MDATA45m, C0MDATA4m,
C0MDATA5m, C0MDATA67m,
C0MDATA6m, C0MDATA7m,
C0MDLCm,
C0MCONFm,
C0MIDLm, C0MIDHm
Read (8/16 bits) (3 × fXX/fCANMODE + 1)/(2 + j) (MIN.)Note 3
(4 × fXX/fCANMODE + 1)/(2 + j) (MAX.)Note 3
CRC CRCD Write 1
Number of clocks necessary for access = 3 + i + j + (2 + j) × k
Notes 1. I2C bus versions (Y products) only
2. CAN controller versions only
3. Digits below the decimal point are rounded up.
Caution Accessing the above registers is prohibited in the following statuses. If a wait cycle is
generated, it can only be cleared by a reset.
• When the CPU operates with the subclock and the main clock oscillation is stopped
• When the CPU operates with the internal oscillation clock
<R>
<R>
<R>
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD
96
Remark fXX: Main clock frequency = fXX
f
CANMOD: CAN module system clock
fCAN: Supply clock to CAN
i: Values (0 or 1) of higher 4 bits of VSWC register
j: Values (0 or 1) of lower 4 bits of VSWC register
(3) System reserved area
In the flash memory version of the V850ES/SG2 and V850ES/SG2-H, 0000007AH to 0000007FH is a system
reserved area for function expansion, and therefore it is recommended that this area not be used.
However, in the case of the special version of the following products, be sure to set 00H to 0000007AH.
•
μ
PD70F3261, 70F3261Y, 70F3271, 70F3271Y, 70F3281, 70F3281Y: Ver. 1.0
•
μ
PD70F3263, 70F3263Y, 70F3263HY, 70F3273, 70F3273Y, 70F3273HY, 70F3283,
70F3283Y, 70F3283HY: No applicable versions
Remarks 1. With products other than the above (including all the products listed in this manual), operations
are not affected even if 00H is set to 0000007AH.
2. Check the product version by the number that follows DS, ES, or CS on the third line of the
package stamp. If the generic name is stamped (V850ES/SG2, V850ES/SG2-H, etc.), the above
restriction does not apply.
For enquiries, contact an NEC Electronics sales representative.
0000007AH
0000007BH
0000007FH
00000080H
00000079H
00000070H
00000000H
System reserved area (00H)
System reserved area
Security ID
Note
(10 bytes)
Note For the security ID, see 31.6.1 Security ID.
Caution When the data in the flash memory has been deleted, all the bits are set to 1.
<R>
<R>
<R>
CHAPTER 3 CPU FUNCTION
User’s Manual U16541EJ5V1UD 97
(4) Restriction on conflict between sld instruction and interrupt request
(a) Description
If a conflict occurs between the decode operation of an instruction in <2> immediately before the sld
instruction following an instruction in <1> and an interrupt request before the instruction in <1> is
complete, the execution result of the instruction in <1> may not be stored in a register.
Instruction <1>
• ld instruction: ld.b, ld.h, ld.w, ld.bu, ld.hu
• sld instruction: sld.b, sld.h, sld.w, sld.bu, sld.hu
• Multiplication instruction: mul, mulh, mulhi, mulu
Instruction <2>
mov reg1, reg2
satadd reg1, reg2
and reg1, reg2
add reg1, reg2
mulh reg1, reg2
not reg1, reg2
satadd imm5, reg2
tst reg1, reg2
add imm5, reg2
shr imm5, reg2
satsubr reg1, reg2
or reg1, reg2
subr reg1, reg2
cmp reg1, reg2
sar imm5, reg2
satsub reg1, reg2
xor reg1, reg2
sub reg1, reg2
cmp imm5, reg2
shl imm5, reg2
<Example>
<i> ld.w [r11], r10 If the decode operation of the mov instruction <ii> immediately before the sld
instruction <iii> and an interrupt request conflict before execution of the ld
instruction <i> is complete, the execution result of instruction <i> may not be
stored in a register.
<ii> mov r10, r28
<iii> sld.w 0x28, r10
(b) Countermeasure
<1> When compiler (CA850) is used
Use CA850 Ver. 2.61 or later because generation of the corresponding instruction sequence can be
automatically suppressed.
<2> For assembler
When executing the sld instruction immediately after instruction <ii>, avoid the above operation using
either of the following methods.
• Insert a nop instruction immediately before the sld instruction.
• Do not use the same register as the sld instruction destination register in the above instruction <ii>
executed immediately before the sld instruction.
•
•
•
User’s Manual U16541EJ5V1UD
98
CHAPTER 4 PORT FUNCTIONS
4.1 Features
{ I/O ports: 84
• 5 V tolerant/N-ch open-drain output selectable: 40 (ports 0, 3 to 5, 9)
{ Input/output specifiable in 1-bit units
4.2 Basic Port Configuration
The V850ES/SG2 and V850ES/SG2-H feature a total of 84 I/O ports consisting of ports 0, 1, 3 to 5, 7, 9, CM, CT,
DH, and DL. The port configuration is shown below.
Figure 4-1. Port Configuration Diagram
P02
P06
Port 0
PCM0
PCM3
Port CM
P90
P915
Port 9
PCT0
PCT1
PCT4
PCT6
Port CT
PDH0
PDH5
Port DH
PDL0
PDL15
Port DL
P30
P39
Port 3
Port 1
P40
P42
Port 4
P50
P55
Port 5
P70
P711
Port 7
P10
P11
Caution Ports 0, 3 to 5, and 9 are 5 V tolerant.
Table 4-1. I/O Buffer Power Supplies for Pins
Power Supply Corresponding Pins
AVREF0 Port 7
AVREF1 Port 1
BVDD Ports CM, CT, DH (bits 0 to 3), DL
EVDD RESET, ports 0, 3 to 5, 9, DH (bits 4, 5)
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 99
4.3 Port Configuration
Table 4-2. Port Configuration
Item Configuration
Control register Port n mode register (PMn: n = 0, 1, 3 to 5, 7, 9, CM, CT, DH, DL)
Port n mode control register (PMCn: n = 0, 3 to 5, 9, CM, CT, DH, DL)
Port n function control register (PFCn: n = 0, 3 to 5, 9)
Port n function control expansion register (PFCEn: n = 3, 5, 9)
Port n function register (PFn: n = 0, 3 to 5, 9)
Ports I/O: 84
(1) Port n register (Pn)
Data is input from or output to an external device by writing or reading the Pn register.
The Pn register consists of a port latch that holds output data, and a circuit that reads the status of pins.
Each bit of the Pn register corresponds to one pin of port n, and can be read or written in 1-bit units.
Pn7
Output 0.
Output 1.
Pnm
0
1
Control of output data (in output mode)
Pn6 Pn5 Pn4 Pn3 Pn2 Pn1 Pn0
01237567
Pn
After reset: 00H (output latch) R/W
Data is written to or read from the Pn register as follows, regardless of the setting of the PMCn register.
Table 4-3. Writing/Reading Pn Register
Setting of PMn Register Writing to Pn Register Reading from Pn Register
Output mode
(PMnm = 0)
Data is written to the output latchNote.
In the port mode (PMCn = 0), the contents of the output
latch are output from the pins.
The value of the output latch is read.
Input mode
(PMnm = 1)
Data is written to the output latch.
The pin status is not affectedNote.
The pin status is read.
Note The value written to the output latch is retained until a new value is written to the output latch.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
100
(2) Port n mode register (PMn)
The PMn register specifies the input or output mode of the corresponding port pin.
Each bit of this register corresponds to one pin of port n, and the input or output mode can be specified in 1-bit
units.
PMn7
Output mode
Input mode
PMnm
0
1
Control of input/output mode
PMn6 PMn5 PMn4 PMn3 PMn2 PMn1 PMn0
PMn
After reset: FFH R/W
(3) Port n mode control register (PMCn)
The PMCn register specifies the port mode or alternate function.
Each bit of this register corresponds to one pin of port n, and the mode of the port can be specified in 1-bit
units.
Port mode
Alternate function mode
PMCnm
0
1
Specification of operation mode
PMCn7 PMCn6 PMCn5 PMCn4 PMCn3 PMCn2 PMCn1 PMCn0
PMCn
After reset: 00H R/W
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 101
(4) Port n function control register (PFCn)
The PFCn register specifies the alternate function of a port pin to be used if the pin has two alternate functions.
Each bit of this register corresponds to one pin of port n, and the alternate function of a port pin can be
specified in 1-bit units.
PFCn7 PFCn6 PFCn5 PFCn4 PFCn3 PFCn2 PFCn1 PFCn0
PFCn
After reset: 00H R/W
Alternate function 1
Alternate function 2
PFCnm
0
1
Specification of alternate function
(5) Port n function control expansion register (PFCEn)
The PFCEn register specifies the alternate function of a port pin to be used if the pin has three or more
alternate functions.
Each bit of this register corresponds to one pin of port n, and the alternate function of a port pin can be
specified in 1-bit units.
PFCn7 PFCn6 PFCn5 PFCn4 PFCn3 PFCn2 PFCn1 PFCn0
PFCEn7 PFCEn6 PFCEn5 PFCEn4 PFCEn3 PFCEn2 PFCEn1 PFCEn0
After reset: 00H R/W
PFCEn
PFCn
Alternate function 1
Alternate function 2
Alternate function 3
Alternate function 4
PFCEnm
0
0
1
1
Specification of alternate function
PFCnm
0
1
0
1
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
102
(6) Port n function register (PFn)
The PFn register specifies normal output or N-ch open-drain output.
Each bit of this register corresponds to one pin of port n, and the output mode of the port pin can be specified
in 1-bit units.
PFn7 PFn6 PFn5 PFn4 PFn3 PFn2 PFn1 PFn0
Normal output (CMOS output)
N-ch open-drain output
PFnm
Note
0
1
Control of normal output/N-ch open-drain output
PFn
After reset: 00H R/W
Note The PFnm bit of the PFn register is valid only when the PMnm bit of the PMn register is 0 (when the
output mode is specified) in port mode (PMCnm bit = 0). When the PMnm bit is 1 (when the input mode
is specified), the set value of the PFn register is invalid.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 103
(7) Port setting
Set a port as illustrated below.
Figure 4-2. Setting of Each Register and Pin Function
PMCn register
Output mode
Input mode
PMn register
“0”
“1”
“0”
“1”
“0”
“1”
(a)
(b)
(c)
(d)
Alternate function
(when two alternate
functions are available)
Port mode
Alternate function 1
Alternate function 2
PFCn register
Alternate function
(when three or more alternate
functions are available)
Alternate function 1
Alternate function 2
Alternate function 3
Alternate function 4
PFCn register
PFCEn register
PFCEnm
0
1
0
1
0
0
1
1
(a)
(b)
(c)
(d)
PFCnm
Remark Set the alternate functions in the following sequence.
<1> Set the PFCn and PFCEn registers.
<2> Set the PFCn register.
<3> Set the INTRn or INTFn register (to specify an external interrupt pin).
If the PMCn register is set first, an unintended function may be set while the PFCn and PFCEn
registers are being set.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
104
4.3.1 Port 0
Port 0 is a 5-bit port for which I/O settings can be controlled in 1-bit units.
Port 0 includes the following alternate-function pins.
Table 4-4. Port 0 Alternate-Function Pins
Pin No. Pin Name
GF GC
Alternate-Function Pin Name I/O Remark Block Type
P02 19 17 NMI Input L-1
P03 20 18 INTP0/ADTRG Input N-1
P04 21 19 INTP1 Input L-1
P05 22 20 INTP2/DRSTNote Input AA-1
P06 23 21 INTP3 Input
Selectable as N-ch open-drain output
L-1
Note The DRST pin is for on-chip debugging (flash memory version only).
If on-chip debugging is not used, fix the P05/INTP2/DRST pin to low level between when the reset signal of
the RESET pin is released and when the OCDM.OCDM0 bit is cleared (0). Although the mask ROM
versions do not support the on-chip debug mode, an on-chip pull-down resistor is incorporated. Handle the
P05/INTP2 pin the same as in flash memory versions.
For details, see 4.6.3 Cautions on on-chip debug pins.
Caution The P02 to P06 pins have hysteresis characteristics in the input mode of the alternate function,
but do not have hysteresis characteristics in the port mode.
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
(1) Port 0 register (P0)
0
Outputs 0
Outputs 1
P0n
0
1
Output data control (in output mode) (n = 2 to 6)
P0 P06 P05 P04 P03 P02 0 0
After reset: 00H (output latch) R/W Address: FFFFF400H
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 105
(2) Port 0 mode register (PM0)
1
Output mode
Input mode
PM0n
0
1
I/O mode control (n = 2 to 6)
PM0 PM06 PM05 PM04 PM03 PM02 1 1
After reset: FFH R/W Address: FFFFF420H
(3) Port 0 mode control register (PMC0)
0PMC0 PMC06 PMC05 PMC04 PMC03 PMC02 0 0
I/O port
INTP3 input
PMC06
0
1
Specification of P06 pin operation mode
I/O port
INTP2 input
PMC05
0
1
Specification of P05 pin operation mode
I/O port
INTP1 input
PMC04
0
1
Specification of P04 pin operation mode
I/O port
INTP0 input/ADTRG input
PMC03
0
1
Specification of P03 pin operation mode
I/O port
NMI input
PMC02
0
1
Specification of P02 pin operation mode
After reset: 00H R/W Address: FFFFF440H
Caution The P05/INTP2/DRST pin becomes the DRST pin regardless of the value of the PMC05 bit
when the OCDM.OCDM0 bit = 1.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
106
(4) Port 0 function control register (PFC0)
PFC0
After reset: 00H R/W Address: FFFFF460H
0 0 0 0 PFC03 0 0 0
INTP0 input
ADTRG input
PFC03
0
1
Specification of P03 pin alternate function
(5) Port 0 function register (PF0)
0
Normal output (CMOS output)
N-ch open drain output
PF0n
0
1
Control of normal output or N-ch open-drain output (n = 2 to 6)
PF0 PF06 PF05 PF04 PF03 PF02 0 0
After reset: 00H R/W Address: FFFFFC60H
Caution To pull up an output pin at a voltage of EVDD or higher, be sure to set the corresponding
PF0n bit to 1.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 107
4.3.2 Port 1
Port 1 is a 2-bit port for which I/O settings can be controlled in 1-bit units.
Port 1 includes the following alternate-function pins.
Table 4-5. Port 1 Alternate-Function Pins
Pin No. Pin Name
GF GC
Alternate-Function Pin Name I/O Remark Block Type
P10 5 3 ANO0 Output − A-2
P11 6 4 ANO1 Output − A-2
Caution When the power is turned on, the P10 and P11 pins may momentarily output an undefined level.
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
(1) Port 1 register (P1)
0
Outputs 0
Outputs 1
P1n
0
1
Output data control (in output mode) (n = 0, 1)
P1 0 0 0 0 0 P11 P10
After reset: 00H (output latch) R/W Address: FFFFF402H
Caution Do not read/write the P1 register during D/A conversion (see 14.4.3 Cautions).
(2) Port 1 mode register (PM1)
1
Output mode
Input mode
PM1n
0
1
I/O mode control (n = 0, 1)
PM1 1 1 1 1 1 PM11 PM10
After reset: FFH R/W Address: FFFFF422H
Cautions 1. When using P1n as the alternate function (ANOn pin output), set the PM1n bit to 1.
2. When using one of the P10 and P11 pins as an I/O port and the other as a D/A output
pin, do so in an application where the port I/O level does not change during D/A
output.
<R>
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
108
4.3.3 Port 3
Port 3 is a 10-bit port for which I/O settings can be controlled in 1-bit units.
Port 3 includes the following alternate-function pins.
Table 4-6. Port 3 Alternate-Function Pins
Pin No. Pin Name
GF GC
Alternate-Function Pin Name I/O Remark Block Type
P30 27 25 TXDA0/SOB4 Output G-3
P31 28 26 RXDA0/INTP7/SIB4 Input N-3
P32 29 27 ASCKA0/SCKB4/TIP00/TOP00 I/O U-1
P33 30 28 TIP01/TOP01 I/O G-1
P34 31 29 TIP10/TOP10 I/O G-1
P35 32 30 TIP11/TOP11 I/O G-1
P36 33 31 CTXD0Note 1/IETX0Note 2 Output G-3
P37 34 32 CRXD0Note 1/IERX0Note 2 Input G-4
P38 37 35 TXDA2/SDA00Note 3 I/O G-12
P39 38 36 RXDA2/SCL00Note 3 I/O
Selectable as N-ch open-drain output
G-6
Notes 1. CAN controller version only
2. IEBus controller version only
3. I
2C bus version (Y products) only
Caution The P31 to P35 and P37 to P39 pins have hysteresis characteristics in the input mode of the
alternate-function pin, but do not have the hysteresis characteristics in the port mode.
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 109
(1) Port 3 register (P3)
Outputs 0
Outputs 1
P3n
0
1
Output data control (in output mode) (n = 0 to 9)
P3 (P3H)
After reset: 0000H (output latch) R/W Address: P3 FFFFF406H,
P3L FFFFF406H, P3H FFFFF407H
0 0 0 0 0 0 P39 P38
P37 P36 P35 P34 P33 P32 P31 P30
89101112131415
(P3L)
Remarks 1. The P3 register can be read or written in 16-bit units.
However, when using the higher 8 bits of the P3 register as the P3H register and the lower 8
bits as the P3L register, P3 can be read or written in 8-bit or 1-bit units.
2. To read/write bits 8 to 15 of the P3 register in 8-bit or 1-bit units, specify them as bits 0 to 7 of
the P3H register.
(2) Port 3 mode register (PM3)
1
Output mode
Input mode
PM3n
0
1
I/O mode control (n = 0 to 9)
1 1 1 1 1 PM39 PM38
PM37 PM36 PM35 PM34 PM33 PM32 PM31 PM30
After reset: FFFFH R/W Address: PM3 FFFFF426H,
PM3L FFFFF426H, PM3H FFFFF427H
89101112131415
PM3 (PM3H)
(PM3L)
Remarks 1. The PM3 register can be read or written in 16-bit units.
However, when using the higher 8 bits of the PM3 register as the PM3H register and the
lower 8 bits as the PM3L register, PM3 can be read or written in 8-bit or 1-bit units.
2. To read/write bits 8 to 15 of the PM3 register in 8-bit or 1-bit units, specify them as bits 0 to 7
of the PM3H register.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
110
(3) Port 3 mode control register (PMC3)
(1/2)
I/O port
RXDA2 input/SCL00 I/O
PMC39
0
1
Specification of P39 pin operation mode
I/O port
TXDA2 output/SDA00 I/O
PMC38
0
1
Specification of P38 pin operation mode
After reset: 0000H R/W Address: PMC3 FFFFF446H,
PMC3L FFFFF446H, PMC3H FFFFF447H
PMC37 PMC36 PMC35 PMC34 PMC33 PMC32 PMC31 PMC30
0 0 0 0 0 0 PMC39 PMC38
89101112131415
PMC3 (PMC3H)
(PMC3L)
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 111
(2/2)
I/O port
TIP11 input/TOP11 output
PMC35
0
1
Specification of P35 pin operation mode
I/O port
TIP10 input/TOP10 output
PMC34
0
1
Specification of P34 pin operation mode
I/O port
CRXD0 input/IERX0 input
PMC37
0
1
Specification of P37 pin operation mode
I/O port
CTXD0 output/IETX0 output
PMC36
0
1
Specification of P36 pin operation mode
I/O port
TIP01 input/TOP01 output
PMC33
0
1
Specification of P33 pin operation mode
I/O port
ASCKA0 input/SCKB4 I/O/TIP00 input/TOP00 output
PMC32
0
1
Specification of P32 pin operation mode
I/O port
RXDA0 input/SIB4 input/INTP7 input
PMC31
0
1
Specification of P31 pin operation mode
I/O port
TXDA0 output/SOB4 output
PMC30
0
1
Specification of P30 pin operation mode
Remarks 1. The PMC3 register can be read or written in 16-bit units.
However, when using the higher 8 bits of the PMC3 register as the PMC3H register and the
lower 8 bits as the PMC3L register, PMC3 can be read or written in 8-bit or 1-bit units.
2. To read/write bits 8 to 15 of the PMC3 register in 8-bit or 1-bit units, specify them as bits 0 to
7 of the PMC3H register.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
112
(4) Port 3 function control register (PFC3)
After reset: 0000H R/W Address: PFC3 FFFFF466H,
PFC3L FFFFF466H, PFC3L FFFFF467H
0 0 0 0 0 0 PFC39 PFC38
PFC37 PFC36 PFC35 PFC34 PFC33 PFC32 PFC31 PFC30
89101112131415
PFC3 (PFC3H)
(PFC3L)
Remarks 1. For details of alternate function specification, see 4.3.3 (6) Port 3 alternate function
specifications.
2. The PFC3 register can be read or written in 16-bit units.
However, when using the higher 8 bits of the PFC3 register as the PFC3H register and the
lower 8 bits as the PFC3L register, PFC3 can be read or written in 8-bit and 1-bit units.
3. To read/write bits 8 to 15 of the PFC3 register in 8-bit or 1-bit units, specify them as bits 0 to 7
of the PFC3H register.
(5) Port 3 function control expansion register L (PFCE3L)
PFCE3L
After reset: 00H R/W Address: FFFFF706H
0 0 0 0 0 PFCE32 0 0
Remark For details of alternate function specification, see 4.3.3 (6) Port 3 alternate function
specifications.
(6) Port 3 alternate function specifications
PFC39 Specification of P39 pin alternate function
0 RXDA2 input
1 SCL00 input
PFC38 Specification of P38 pin alternate function
0 TXDA2 output
1 SDA00 I/O
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 113
PFC37 Specification of P37 pin alternate function
0 CRXD0 input
1 IERX0 input
PFC36 Specification of P36 pin alternate function
0 CTXD0 output
1 IETX0 output
PFC35 Specification of P35 pin alternate function
0 TIP11 input
1 TOP11 output
PFC34 Specification of P34 pin alternate function
0 TIP10 input
1 TOP10 output
PFC33 Specification of P33 pin alternate function
0 TIP01 input
1 TOP01 output
PFCE32 PFC32 Specification of P32 pin alternate function
0 0 ASCKA0 input
0 1 SCKB4 I/O
1 0 TIP00 input
1 1 TOP00 output
PFC31 Specification of P31 pin alternate function
0 RXDA0 input/INTP7Note input
1 SIB4 input
PFC30 Specification of P30 pin alternate function
0 TXDA0 output
1 SOB4 output
Note The INTP7 pin and RXDA0 pin are alternate-function pins. When using the pin as the RXDA0 pin,
disable edge detection for the INTP7 alternate-function pin. (Clear the INTF3.INTF31 bit and the
INTR3.INTR31 bit to 0.) When using the pin as the INTP7 pin, stop UARTA0 reception. (Clear the
UA0CTL0.UA0RXE bit to 0.)
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
114
(7) Port 3 function register (PF3)
After reset: 0000H R/W Address: PF3 FFFFFC66H,
PF3L FFFFFC66H, PF3H FFFFFC67H
PF37 PF36 PF35 PF34 PF33 PF32 PF31 PF30
0 0 0 0 0 0 PF39 PF38
89101112131415
Normal output (CMOS output)
N-ch open-drain output
PF3n
0
1
Control of normal output or N-ch open-drain output (n = 0 to 9)
PF3 (PF3H)
(PF3L)
Caution To pull up an output pin at a voltage of EVDD or higher, be sure to set the corresponding
PF3n bit to 1.
Remarks 1. The PF3 register can be read or written in 16-bit units.
However, when using the higher 8 bits of the PF3 register as the PF3H register and the lower
8 bits as the PF3L register, PF3 can be read or written in 8-bit or 1-bit units.
2. To read/write bits 8 to 15 of the PF3 register in 8-bit or 1-bit units, specify them as bits 0 to 7
of the PF3H register.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 115
4.3.4 Port 4
Port 4 is a 3-bit port that controls I/O in 1-bit units.
Port 4 includes the following alternate-function pins.
Table 4-7. Port 4 Alternate-Function Pins
Pin No. Pin Name
GF GC
Alternate-Function Pin Name I/O Remark Block Type
P40 24 22 SIB0/SDA01Note I/O G-6
P41 25 23 SOB0/SCL01Note I/O G-12
P42 26 24 SCKB0 I/O
Selectable as N-ch open-drain output
E-3
Note I
2C bus versions (Y products) only
Caution The P40 to P42 pins have hysteresis characteristics in the input mode of the alternate-function
pin, but do not have the hysteresis characteristics in the port mode.
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
(1) Port 4 register (P4)
0
Outputs 0
Outputs 1
P4n
0
1
Output data control (in output mode) (n = 0 to 2)
P4 0 0 0 0 P42 P41 P40
After reset: 00H (output latch) R/W Address: FFFFF408H
(2) Port 4 mode register (PM4)
1
Output mode
Input mode
PM4n
0
1
I/O mode control (n = 0 to 2)
PM4 1 1 1 1 PM42 PM41 PM40
After reset: FFH R/W Address: FFFFF428H
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
116
(3) Port 4 mode control register (PMC4)
0PMC4 0 0 0 0 PMC42 PMC41 PMC40
I/O port
SCKB0 I/O
PMC42
0
1
Specification of P42 pin operation mode
I/O port
SOB0 output/SCL01 I/O
PMC41
0
1
Specification of P41 pin operation mode
I/O port
SIB0 input/SDA01 I/O
PMC40
0
1
Specification of P40 pin operation mode
After reset: 00H R/W Address: FFFFF448H
(4) Port 4 function control register (PFC4)
PFC4
After reset: 00H R/W Address: FFFFF468H
0 0 0 0 0 0 PFC41 PFC40
SOB0 output
SCL01 I/O
PFC41
0
1
Specification of P41 pin alternate function
SIB0 input
SDA01 I/O
PFC40
0
1
Specification of P40 pin alternate function
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 117
(5) Port 4 function register (PF4)
0
Normal output (CMOS output)
N-ch open-drain output
PF4n
0
1
Control of normal output or N-ch open-drain output (n = 0 to 2)
PF4 0 0 0 0 PF42 PF41 PF40
After reset: 00H R/W Address: FFFFFC68H
Caution To pull up an output pin at a voltage of EVDD or higher, be sure to set the corresponding
PF4n bit to 1.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
118
4.3.5 Port 5
Port 5 is a 6-bit port that controls I/O in 1-bit units.
Port 5 includes the following alternate-function pins.
Table 4-8. Port 5 Alternate-Function Pins
Pin No. Pin Name
GF GC
Alternate-Function Pin Name I/O Remark Block Type
P50 39 37 TIQ01/KR0/TOQ01/RTP00 I/O U-5
P51 40 38 TIQ02/KR1/TOQ02/RTP01 I/O U-5
P52 41 39 TIQ03/KR2/TOQ03/RTP02/DDINote I/O U-6
P53 42 40 SIB2/KR3/TIQ00/TOQ00/RTP03/DDONote I/O U-7
P54 43 41 SOB2/KR4/RTP04/DCKNote I/O U-8
P55 44 42 SCKB2/KR5/RTP05/DMSNote I/O
Selectable as N-ch open-drain output
U-9
Note The DDI, DDO, DCK, and DMS pins are for on-chip debugging (flash memory version only).
If on-chip debugging is not used, fix the P05/INTP2/DRST pin to low level between when the reset signal of
the RESET pin is released and when the OCDM.OCDM0 bit is cleared (0). Although the mask ROM
versions do not support the on-chip debug mode, an on-chip pull-down resistor is incorporated. Handle the
P05/INTP2 pin the same as the flash memory versions.
For details, see 4.6.3 Cautions on on-chip debug pins.
Cautions 1. When the power is turned on, the P53 pin may momentarily output an undefined level.
2. The P50 to P55 pins have hysteresis characteristics in the input mode of the alternate
function, but do not have hysteresis characteristics in the port mode.
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
(1) Port 5 register (P5)
0
Outputs 0
Outputs 1
P5n
0
1
Output data control (in output mode) (n = 0 to 5)
P5 0 P55 P54 P53 P52 P51 P50
After reset: 00H (output latch) R/W Address: FFFFF40AH
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 119
(2) Port 5 mode register (PM5)
1
Output mode
Input mode
PM5n
0
1
I/O mode control (n = 0 to 5)
PM5 1 PM55 PM54 PM53 PM52 PM51 PM50
After reset: FFH R/W Address: FFFFF42AH
(3) Port 5 mode control register (PMC5)
0PMC5 0 PMC55 PMC54 PMC53 PMC52 PMC51 PMC50
I/O port
SCKB2 I/O/KR5 input/RTP05 output
PMC55
0
1
Specification of P55 pin operation mode
I/O port
SOB2 output/KR4 input/RTP04 output
PMC54
0
1
Specification of P54 pin operation mode
I/O port
SIB2 input/KR3 input/TIQ00 input/TOQ00 output/RTP03 output
PMC53
0
1
Specification of P53 pin operation mode
I/O port
TIQ03 input/KR2 input/TOQ03 output/RTP02 output
PMC52
0
1
Specification of P52 pin operation mode
I/O port
TIQ02 input/KR1 input/TOQ02 output/RTP01 output
PMC51
0
1
Specification of P51 pin operation mode
I/O port
TIQ01 input/KR0 input/TOQ01 output/RTP00 output
PMC50
0
1
Specification of P50 pin operation mode
After reset: 00H R/W Address: FFFFF44AH
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
120
(4) Port 5 function control register (PFC5)
0PFC5 0 PFC55 PFC54 PFC53 PFC52 PFC51 PFC50
After reset: 00H R/W Address: FFFFF46AH
Remark For details of alternate function specification, see 4.3.5 (6) Port 5 alternate function
specifications.
(5) Port 5 function control expansion register (PFCE5)
0PFCE5 0 PFCE55 PFCE54 PFCE53 PFCE52 PFCE51 PFCE50
After reset: 00H R/W Address: FFFFF70AH
Remark For details of alternate function specification, see 4.3.5 (6) Port 5 alternate function
specifications.
(6) Port 5 alternate function specifications
PFCE55 PFC55 Specification of P55 pin alternate function
0 0 SCKB2 I/O
0 1 KR5 input
1 0 Setting prohibited
1 1 RTP05 output
PFCE54 PFC54 Specification of P54 pin alternate function
0 0 SOB2 output
0 1 KR4 input
1 0 Setting prohibited
1 1 RTP04 output
PFCE53 PFC53 Specification of P53 pin alternate function
0 0 SIB2 input
0 1 TIQ00 input/KR3Note input
1 0 TOQ00 output
1 1 RTP03 output
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 121
PFCE52 PFC52 Specification of P52 pin alternate function
0 0 Setting prohibited
0 1 TIQ03 input/KR2Note input
1 0 TOQ03 input
1 1 RTP02 output
PFCE51 PFC51 Specification of P51 pin alternate function
0 0 Setting prohibited
0 1 TIQ02 input/KR1Note input
1 0 TOQ02 output
1 1 RTP01 output
PFCE50 PFC50 Specification of P50 pin alternate function
0 0 Setting prohibited
0 1 TIQ01 input/KR0Note input
1 0 TOQ01 output
1 1 RTP00 output
Note The KRn pin and TIQ0m pin are alternate-function pins. When using the pin as the TIQ0m pin,
disable KRn pin key return detection, which is the alternate function. (Clear the KRM.KRMn bit to 0.)
Also, when using the pin as the KRn pin, disable TIQ0m pin edge detection, which is the alternate
function (n = 0 to 3, m = 0 to 3).
Pin Name Use as TIQ0m Pin Use as KRn Pin
KR0/TIQ01 KRM.KRM0 bit = 0 TQ0IOC1. TQ0TIG2, TQ0IOC1. TQ0TIG3 bits = 0
KR1/TIQ02 KRM.KRM1 bit = 0 TQ0IOC1.TQ0TIG4, TQ0IOC1.TQ0TIG5 bits = 0
KR2/TIQ03 KRM.KRM2 bit = 0 TQ0IOC1.TQ0TIG6, TQ0IOC1.TQ0TIG7 bits = 0
KR3/TIQ00 KRM.KRM3 bit = 0 TQ0IOC1.TQ0TIG0, TQ0IOC1.TQ0TIG1 bits = 0
TQ0IOC2.TQ0EES0, TQ0IOC2.TQ0EES1 bits = 0
TQ0IOC2.TQ0ETS0, TQ0IOC2.TQ0ETS1 bits = 0
(7) Port 5 function register (PF5)
0
Normal output (CMOS output)
N-ch open-drain output
PF5n
0
1
Control of normal output or N-ch open-drain output (n = 0 to 5)
PF5 0 PF55 PF54 PF53 PF52 PF51 PF50
After reset: 00H R/W Address: FFFFFC6AH
Caution To pull up an output pin at a voltage of EVDD or higher, be sure to set the corresponding
PF5n bit to 1.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
122
4.3.6 Port 7
Port 7 is a 12-bit port for which I/O settings can be controlled in 1-bit units.
Port 7 includes the following alternate-function pins.
Table 4-9. Port 7 Alternate-Function Pins
Pin No. Pin Name
GF GC
Alternate-Function Pin Name I/O Remark Block Type
P70 2 100 ANI0 Input A-1
P71 1 99 ANI1 Input A-1
P72 100 98 ANI2 Input A-1
P73 99 97 ANI3 Input A-1
P74 98 96 ANI4 Input A-1
P77 97 95 ANI5 Input A-1
P76 96 94 ANI6 Input A-1
P77 95 93 ANI7 Input A-1
P78 94 92 ANI8 Input A-1
P79 93 91 ANI9 Input A-1
P710 92 90 ANI10 Input A-1
P711 91 89 ANI11 Input
−
A-1
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
(1) Port 7 register H, port 7 register L (P7H, P7L)
Outputs 0
Outputs 1
P7n
0
1
Output data control (in output mode) (n = 0 to 11)
P7H
P7L
After reset: 00H (output latch) R/W Address: P7L FFFFF40EH, P7H FFFFF40FH
P77 P76 P75 P74 P73 P72 P71 P70
0 0 0 0 P711 P710 P79 P78
Caution Do not read/write the P7H and P7L registers during A/D conversion (see 13.6 (4) Alternate
I/O).
Remark These registers cannot be accessed in 16-bit units as the P7 register. They can be read or
written in 8-bit or 1-bit units as the P7H and P7L registers.
<R>
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 123
(2) Port 7 mode register H, port 7 mode register L (PM7H, PM7L)
1
Output mode
Input mode
PM7n
0
1
I/O mode control (n = 0 to 11)
PM7H
PM7L
1 1 1 PM711 PM710 PM79 PM78
PM77 PM76 PM75 PM74 PM73 PM72 PM71 PM70
After reset: FFH R/W Address: PM7L FFFFF42EH, PM7H FFFFF42FH
Caution When using the P7n pin as its alternate function (ANIn pin), set the PM7n bit to 1.
Remark These registers cannot be accessed in 16-bit units as the PM7 register. They can be read or
written in 8-bit or 1-bit units as the PM7H and PM7L registers.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
124
4.3.7 Port 9
Port 9 is a 16-bit port for which I/O settings can be controlled in 1-bit units.
Port 9 includes the following alternate-function pins.
Table 4-10. Port 9 Alternate-Function Pins
Pin No. Pin Name
GF GC
Alternate-Function Pin Name I/O Remark Block Type
P90 45 43 A0/KR6/TXDA1/SDA02Note I/O U-10
P91 46 44 A1/KR7/RXDA1/SCL02 Note I/O U-11
P92 47 45 A2/TIP41/TOP41 I/O U-12
P93 48 46 A3/TIP40/TOP40 I/O U-12
P94 49 47 A4/TIP31/TOP31 I/O U-12
P95 50 48 A5/TIP30/TOP30 I/O U-12
P96 51 49 A6/TIP21/TOP21 I/O U-13
P97 52 50 A7/SIB1/TIP20/TOP20 I/O U-14
P98 53 51 A8/SOB1 Output G-3
P99 54 52 A9/SCKB1 I/O G-5
P910 55 53 A10/SIB3 I/O G-2
P911 56 54 A11/SOB3 Output G-3
P912 57 55 A12/SCKB3 I/O G-5
P913 58 56 A13/INTP4 I/O N-2
P914 59 57 A14/INTP5/TIP51/TOP51 I/O U-15
P915 60 58 A15/INTP6/TIP50/TOP50 I/O
Selectable as N-ch open-drain output
U-15
Note I
2C bus versions (Y products) only
Caution The P90 to P97, P99, P910, and P912 to P915 pins have hysteresis characteristics in the input
mode of the alternate-function pin, but do not have the hysteresis characteristics in the port
mode.
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 125
(1) Port 9 register (P9)
P915
Outputs 0
Outputs 1
P9n
0
1
Output data control (in output mode) (n = 0 to 15)
P914 P913 P912 P911 P910 P99 P98
After reset: 0000H (output latch) R/W Address: P9 FFFFF412H,
P9L FFFFF412H, P9H FFFFF413H
P97 P96 P95 P94 P93 P92 P91 P90
89101112131415
P9 (P9H)
(P9L)
Remarks 1. The P9 register can be read or written in 16-bit units.
However, when using the higher 8 bits of the P9 register as the P9H register and the lower 8
bits as the P9L register, P9 can be read or written in 8-bit or 1-bit units.
2. To read/write bits 8 to 15 of the P9 register in 8-bit or 1-bit units, specify them as bits 0 to 7 of
the P9H register.
(2) Port 9 mode register (PM9)
PM97
Output mode
Input mode
PM9n
0
1
I/O mode control (n = 0 to 15)
PM96 PM95 PM94 PM93 PM92 PM91 PM90
After reset: FFFFH R/W Address: PM9 FFFFF432H,
PM9L FFFFF432H, PM9H FFFFF433H
PM915 PM914 PM913 PM912 PM911 PM910 PM99 PM98
89101112131415
PM9 (PM9H)
(PM9L)
Remarks 1. The PM9 register can be read or written in 16-bit units.
However, when using the higher 8 bits of the PM9 register as the PM9H register and the
lower 8 bits as the PM9L register, PM9 can be read or written in 8-bit and 1-bit units.
2. To read/write bits 8 to 15 of the PM9 register in 8-bit or 1-bit units, specify them as bits 0 to 7
of the PM9H register.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
126
(3) Port 9 mode control register (PMC9)
(1/2)
I/O port
A15 output/INTP6 input/TIP50 input/TOP50 output
PMC915
0
1
Specification of P915 pin operation mode
PMC97 PMC96 PMC95 PMC94 PMC93 PMC92 PMC91 PMC90
After reset: 0000H R/W Address: PMC9 FFFFF452H,
PMC9L FFFFF452H, PMC9H FFFFF453H
PMC915 PMC914 PMC913 PMC912 PMC911 PMC910 PMC99 PMC98
I/O port
A14 output/INTP5 input/TIP51 input/TOP51 output
PMC914
0
1
Specification of P914 pin operation mode
I/O port
A11 output/SOB3 output
PMC911
0
1
Specification of P911 pin operation mode
I/O port
A10 output/SIB3 input
PMC910
0
1
Specification of P910 pin operation mode
I/O port
A9 output/SCKB1 I/O
PMC99
0
1
Specification of P99 pin operation mode
I/O port
A13 output/INTP4 input
PMC913
0
1
Specification of P913 pin operation mode
I/O port
A12 output/SCKB3 I/O
PMC912
0
1
Specification of P912 pin operation mode
89101112131415
PMC9 (PMC9H)
(PMC9L)
Remarks 1. The PMC9 register can be read or written in 16-bit units.
However, when using the higher 8 bits of the PMC9 register as the PMC9H register and the
lower 8 bits as the PMC9L register, PMC9 can be read or written in 8-bit or 1-bit units.
2. To read/write bits 8 to 15 of the PMC9 register in 8-bit or 1-bit units, specify them as bits 0 to
7 of the PMC9H register.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 127
(2/2)
I/O port
A8 output/SOB1 output
PMC98
0
1
Specification of P98 pin operation mode
I/O port
A7 output/SIB1 input/TIP20 input/TOP20 output
PMC97
0
1
Specification of P97 pin operation mode
I/O port
A6 output/TIP21 input/TOP21 output
PMC96
0
1
Specification of P96 pin operation mode
I/O port
A5 output/TIP30 input/TOP30 output
PMC95
0
1
Specification of P95 pin operation mode
I/O port
A4 output/TIP31 input/TOP31 output
PMC94
0
1
Specification of P94 pin operation mode
I/O port
A3 output/TIP40 input/TOP40 output
PMC93
0
1
Specification of P93 pin operation mode
I/O port
A2 output/TIP41 input/TOP41 output
PMC92
0
1
Specification of P92 pin operation mode
I/O port
A1 output/KR7 input/RXDA1 input/SCL02 I/O
PMC91
0
1
Specification of P91 pin operation mode
I/O port
A0 output/KR6 input/TXDA1 output/SDA02 I/O
PMC90
0
1
Specification of P90 pin operation mode
Caution Port 9 pins cannot be used as port pins or other alternate-function pins if even one of the
A0 to A15 pins is used in the separate bus mode. After setting the PFC9 and PFCE9
registers to 0000H, therefore, set all 16 bits of the PMC9 register to FFFFH at once. If even
one of the A0 to A15 pins is not used in the separate bus mode, port 9 pins can be used
as port pins or other alternate-function pins.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
128
(4) Port 9 function control register (PFC9)
Caution Port 9 pins cannot be used as port pins or other alternate-function pins if even one of the A0
to A15 pins is used in the separate bus mode. After setting the PFC9 and PFCE9 registers to
0000H, therefore, set all 16 bits of the PMC9 register to FFFFH at once. If even one of the A0
to A15 pins is not used in the separate bus mode, port 9 pins can be used as port pins or
other alternate-function pins.
After reset: 0000H R/W Address: PFC9 FFFFF472H,
PFC9L FFFFF472H, PFC9H FFFFF473H
PFC97 PFC96 PFC95 PFC94 PFC93 PFC92 PFC91 PFC90
PFC915 PFC914 PFC913 PFC912 PFC911 PFC910 PFC99 PFC98
89101112131415
PFC9 (PFC9H)
(PFC9L)
Remarks 1. For details of alternate function specification, see 4.3.7 (6) Port 9 alternate function
specifications.
2. The PFC9 register can be read or written in 16-bit units.
However, when using the higher 8 bits of the PFC9 register as the PFC9H register and the
lower 8 bits as the PFC9L register, PFC9 can be read or written in 8-bit or 1-bit units.
3. To read/write bits 8 to 15 of the PFC9 register in 8-bit or 1-bit units, specify them as bits 0 to 7
of the PFC9H register.
(5) Port 9 function control expansion register (PFCE9)
After reset: 0000H R/W Address: PFCE9 FFFFF712H,
PFCE9L FFFFF712H, PFCE9H FFFFF713H
PFCE97 PFCE96 PFCE95 PFCE94 PFCE93 PFCE92 PFCE91 PFCE90
PFCE915 PFCE914 0 0 0 0 0 0
89101112131415
PFCE9 (PFCE9H)
(PFCE9L)
Remarks 1. For details of alternate function specification, see 4.3.7 (6) Port 9 alternate function
specifications.
2. The PFCE9 register can be read or written in 16-bit units.
However, when using the higher 8 bits of the PFCE9 register as the PFCE9H register and the
lower 8 bits as the PFCE9L register, PFCE9 can be read or written in 8-bit or 1-bit units.
3. To read/write bits 8 to 15 of the PFCE9 register in 8-bit or 1-bit units, specify them as bits 0 to
7 of the PFCE9H register.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 129
(6) Port 9 alternate function specifications
PFCE915 PFC915 Specification of P915 pin alternate function
0 0 A15 output
0 1 INTP6 input
1 0 TIP50 input
1 1 TOP50 output
PFCE914 PFC914 Specification of P914 pin alternate function
0 0 A14 output
0 1 INTP5 input
1 0 TIP51 input
1 1 TOP51 output
PFC913 Specification of P913 pin alternate function
0 A13 output
1 INTP4 input
PFC912 Specification of P912 pin alternate function
0 A12 output
1 SCKB3 I/O
PFC911 Specification of P911 pin alternate function
0 A11 output
1 SOB3 output
PFC910 Specification of P910 pin alternate function
0 A10 output
1 SIB3 input
PFC99 Specification of P99 pin alternate function
0 A9 output
1 SCKB1 I/O
PFC98 Specification of P98 pin alternate function
0 A8 output
1 SOB1 output
PFCE97 PFC97 Specification of P97 pin alternate function
0 0 A7 output
0 1 SIB1 input
1 0 TIP20 input
1 1 TOP20 output
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
130
PFCE96 PFC96 Specification of P96 pin alternate function
0 0 A6 output
0 1 Setting prohibited
1 0 TIP21 input
1 1 TOP21 output
PFCE95 PFC95 Specification of P95 pin alternate function
0 0 A5 output
0 1 TIP30 input
1 0 TOP30 output
1 1 Setting prohibited
PFCE94 PFC94 Specification of P94 pin alternate function
0 0 A4 output
0 1 TIP31 input
1 0 TOP31 output
1 1 Setting prohibited
PFCE93 PFC93 Specification of P93 pin alternate function
0 0 A3 output
0 1 TIP40 input
1 0 TOP40 output
1 1 Setting prohibited
PFCE92 PFC92 Specification of P92 pin alternate function
0 0 A2 output
0 1 TIP41 input
1 0 TOP41 output
1 1 Setting prohibited
PFCE91 PFC91 Specification of P91 pin alternate function
0 0 A1 output
0 1 KR7 input
1 0 RXDA1 input/KR7 inputNote
1 1 SCL02 I/O
PFCE90 PFC90 Specification of P90 pin alternate function
0 0 A0 output
0 1 KR6 input
1 0 TXDA1 output
1 1 SDA02 I/O
Note The RXDA1 and KR7 pins must not be used at the same time. When using the RXDA1 pin, do not use the
KR7 pin. When using the KR7 pin, do not use the RXDA1 pin (it is recommended to set the PFC91 bit to 1
and clear the PFCE91 bit to 0).
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 131
(7) Port 9 function register (PF9)
After reset: 0000H R/W Address: PF3 FFFFFC72H,
PF9L FFFFFC72H, PF9H FFFFFC73H
PF97 PF96 PF95 PF94 PF93 PF92 PF91 PF90
PF915 PF914 PF913 PF912 PF911 PF910 PF99 PF98
Normal output (CMOS output)
N-ch open-drain output
PF9n
0
1
Control of normal output or N-ch open-drain output (n = 0 to 15)
89101112131415
PF9 (PF9H)
(PF9L)
Caution To pull up an output pin at a voltage of EVDD or higher, be sure to set the corresponding
PF9n bit to 1.
Remarks 1. The PF9 register can be read or written in 16-bit units.
However, when using the higher 8 bits of the PF9 register as the PF9H register and the lower
8 bits as the PF9L register, PF9 can be read or written in 8-bit or 1-bit units.
2. To read/write bits 8 to 15 of the PF9 register in 8-bit or 1-bit units, specify them as bits 0 to 7
of the PF9H register.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
132
4.3.8 Port CM
Port CM is a 4-bit port for which I/O settings can be controlled in 1-bit units.
Port CM includes the following alternate-function pins.
Table 4-11. Port CM Alternate-Function Pins
Pin No. Pin Name
GF GC
Alternate-Function Pin Name I/O Remark Block Type
PCM0 63 61 WAIT Input D-1
PCM1 64 62 CLKOUT Output D-2
PCM2 65 63 HLDAK Output D-2
PCM3 66 64 HLDRQ Input
−
D-1
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
(1) Port CM register (PCM)
0
Outputs 0
Outputs 1
PCMn
0
1
Output data control (in output mode) (n = 0 to 3)
PCM 0 0 0 PCM3 PCM2 PCM1 PCM0
After reset: 00H (output latch) R/W Address: FFFFF00CH
(2) Port CM mode register (PMCM)
1
Output mode
Input mode
PMCMn
0
1
I/O mode control (n = 0 to 3)
PMCM 1 1 1 PMCM3 PMCM2 PMCM1 PMCM0
After reset: FFH R/W Address: FFFFF02CH
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 133
(3) Port CM mode control register (PMCCM)
0PMCCM 0 0 0 PMCCM3 PMCCM2 PMCCM1 PMCCM0
I/O port
HLDRQ input
PMCCM3
0
1
Specification of PCM3 pin operation mode
I/O port
HLDAK output
PMCCM2
0
1
Specification of PCM2 pin operation mode
I/O port
CLKOUT output
PMCCM1
0
1
Specification of PCM1 pin operation mode
I/O port
WAIT input
PMCCM0
0
1
Specification of PCM0 pin operation mode
After reset: 00H R/W Address: FFFFF04CH
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
134
4.3.9 Port CT
Port CT is a 4-bit port for which I/O settings can be controlled in 1-bit units.
Port CT includes the following alternate-function pins.
Table 4-12. Port CT Alternate-Function Pins
Pin No. Pin Name
GF GC
Alternate-Function Pin Name I/O Remark Block Type
PCT0 67 65 WR0 Output D-2
PCT1 68 66 WR1 Output D-2
PCT4 69 67 RD Output D-2
PCT6 70 68 ASTB Output
−
D-2
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
(1) Port CT register (PCT)
0
Outputs 0
Outputs 1
PCTn
0
1
Output data control (in output mode) (n = 0, 1, 4, 6)
PCT PCT6 0 PCT4 0 0 PCT1 PCT0
After reset: 00H (output latch) R/W Address: FFFFF00AH
(2) Port CT mode register (PMCT)
1
Output mode
Input mode
PMCTn
0
1
I/O mode control (n = 0, 1, 4, 6)
PMCT PMCT6 1 PMCT4 1 1 PMCT1 PMCT0
After reset: FFH R/W Address: FFFFF02AH
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 135
(3) Port CT mode control register (PMCCT)
0PMCCT PMCCT6 0 PMCCT4 0 0 PMCCT1 PMCCT0
I/O port
ASTB output
PMCCT6
0
1
Specification of PCT6 pin operation mode
I/O port
RD output
PMCCT4
0
1
Specification of PCT4 pin operation mode
I/O port
WR1 output
PMCCT1
0
1
Specification of PCT1 pin operation mode
I/O port
WR0 output
PMCCT0
0
1
Specification of PCT0 pin operation mode
After reset: 00H R/W Address: FFFFF04AH
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
136
4.3.10 Port DH
Port DH is a 6-bit port for which I/O settings can be controlled in 1-bit units.
Port DH includes the following alternate-function pins.
Table 4-13. Port DH Alternate-Function Pins
Pin No. Pin Name
GF GC
Alternate-Function Pin Name I/O Remark Block Type
PDH0 89 87 A16 Output D-2
PDH1 90 88 A17 Output D-2
PDH2 61 59 A18 Output D-2
PDH3 62 60 A19 Output D-2
PDH4 8 6 A20 Output D-2
PDH5 9 7 A21 Output
−
D-2
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
(1) Port DH register (PDH)
Outputs 0
Outputs 1
PDHn
0
1
Output data control (in output mode) (n = 0 to 5)
PDH
After reset: 00H (output latch) R/W Address: FFFFF006H
0 0 PDH5 PDH4 PDH3 PDH2 PDH1 PDH0
(2) Port DH mode register (PMDH)
1
Output mode
Input mode
PMDHn
0
1
I/O mode control (n = 0 to 5)
1 PMDH5 PMDH4 PMDH3 PMDH2 PMDH1 PMDH0
After reset: FFH R/W Address: FFFFF026H
PMDH
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 137
(3) Port DH mode control register (PMCDH)
I/O port
Am output (address bus output) (m = 16 to 21)
PMCDHn
0
1
Specification of PDHn pin operation mode (n = 0 to 5)
0 0 PMCDH5 PMCDH4 PMCDH3 PMCDH2 PMCDH1 PMCDH0
After reset: 00H R/W Address: FFFFF046H
PMCDH
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
138
4.3.11 Port DL
Port DL is a 16-bit port for which I/O settings can be controlled in 1-bit units.
Port DL includes the following alternate-function pins.
Table 4-14. Port DL Alternate-Function Pins
Pin No. Pin Name
GF GC
Alternate-Function Pin Name I/O Remark Block Type
PDL0 73 71 AD0 I/O D-3
PDL1 74 72 AD1 I/O D-3
PDL2 75 73 AD2 I/O D-3
PDL3 76 74 AD3 I/O D-3
PDL4 77 75 AD4 I/O D-3
PDL5 78 76 AD5/FLMD1Note I/O D-3
PDL6 79 77 AD6 I/O D-3
PDL7 80 78 AD7 I/O D-3
PDL8 81 79 AD8 I/O D-3
PDL9 82 80 AD9 I/O D-3
PDL10 83 81 AD10 I/O D-3
PDL11 84 82 AD11 I/O D-3
PDL12 85 83 AD12 I/O D-3
PDL13 86 84 AD13 I/O D-3
PDL14 87 85 AD14 I/O D-3
PDL15 88 86 AD15 I/O
−
D-3
Note Since this pin is set in the flash memory programming mode, it does not need to be manipulated with the
port control register. For details, see CHAPTER 30 FLASH MEMORY.
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 139
(1) Port DL register (PDL)
PDL15
Outputs 0
Outputs 1
PDLn
0
1
Output data control (in output mode) (n = 0 to 15)
PDL14 PDL13 PDL12 PDL11 PDL10 PDL9 PDL8
After reset: 0000H (output latch) R/W Address: PDL FFFFF004H,
PDLL FFFFF004H, PDLH FFFFF005H
PDL7 PDL6 PDL5 PDL4 PDL3 PDL2 PDL1 PDL0
89101112131415
PDL (PDLH)
(PDLL)
Remarks 1. The PDL register can be read or written in 16-bit units.
However, when using the higher 8 bits of the PDL register as the PDLH register and the lower
8 bits as the PDLL register, PDL can be read or written in 8-bit or 1-bit units.
2. To read/write bits 8 to 15 of the PDL register in 8-bit or 1-bit units, specify them as bits 0 to 7
of the PDLH register.
(2) Port DL mode register (PMDL)
PMDL7
Output mode
Input mode
PMDLn
0
1
I/O mode control (n = 0 to 15)
PMDL6 PMDL5 PMDL4 PMDL3 PMDL2 PMDL1 PMDL0
After reset: FFFFH R/W Address: PMDL FFFFF024H,
PMDLL FFFFF024H, PMDLH FFFFF025H
PMDL15 PMDL14 PMDL13 PMDL12 PMDL11 PMDL10 PMDL9 PMDL8
89101112131415
PMDL (PMDLH)
(PMDLL)
Remarks 1. The PMDL register can be read or written in 16-bit units.
However, when using the higher 8 bits of the PMDL register as the PMDLH register and the
lower 8 bits as the PMDLL register, PMDL can be read or written in 8-bit or 1-bit units.
2. To read/write bits 8 to 15 of the PMDL register in 8-bit or 1-bit units, specify them as bits 0 to
7 of the PMDLH register.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
140
(3) Port DL mode control register (PMCDL)
I/O port
ADn I/O (address/data bus I/O)
PMCDLn
0
1
Specification of PDLn pin operation mode (n = 0 to 15)
PMCDL7 PMCDL6 PMCDL5 PMCDL4 PMCDL3 PMCDL2 PMCDL1 PMCDL0
After reset: 0000H R/W Address: PMCDL FFFFF044H,
PMCDLL FFFFF044H, PMCDLH FFFFF045H
PMCDL15 PMCDL14PMCDL13 PMCDL12 PMCDL11PMCDL10 PMCDL9 PMCDL8
89101112131415
PMCDL (PMCDLH)
(PMCDLL)
Caution When the SMSEL bit of the EXIMC register = 1 (separate mode) and the BS30 to BS00 bits
of the BSC register = 0 (8-bit bus width), do not specify the AD8 to AD15 pins.
Remarks 1. The PMCDL register can be read or written in 16-bit units.
However, when using the higher 8 bits of the PMCDL register as the PMCDLH register and
the lower 8 bits as the PMCDLL register, PMCDL can be read or written in 8-bit or 1-bit units.
2. To read/write bits 8 to 15 of the PMCDL register in 8-bit or 1-bit units, specify them as bits 0
to 7 of the PMCDLH register.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 141
4.4 Block Diagrams
Figure 4-3. Block Diagram of Type A-1
Address
RD
A/D input signal
WR
PM
PMmn
WR
PORT
Pmn Pmn
P-ch
N-ch
Internal bus
Selector
Selector
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
142
Figure 4-4. Block Diagram of Type A-2
RD
D/A output signal
WRPM
PMmn
WRPORT
Pmn Pmn
P-ch
N-ch
Internal bus
Selector
Selector
Address
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 143
Figure 4-5. Block Diagram of Type D-1
WR
PORT
Pmn
WR
PM
PMmn
WR
PMC
PMCmn
RD Input signal when
alternate function is used
Pmn
Internal bus
Selector
Selector
Address
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
144
Figure 4-6. Block Diagram of Type D-2
WRPORT
Pmn
WRPM
PMmn
WRPMC
PMCmn
RD
Output signal when
alternate function is used
Pmn
Internal bus
Selector
Selector
Selector
Address
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 145
Figure 4-7. Block Diagram of Type D-3
WRPORT
Pmn
WRPM
PMmn
WRPMC
PMCmn
RD
Pmn
Output signal when
alternate function is used
Input signal when
alternate function is used
Output enable signal
of address/data bus
Input enable signal of
address/data bus
Output buffer off signal
Internal bus
Selector
Selector
Selector
Selector
Address
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
146
Figure 4-8. Block Diagram of Type E-3
RD
WR
PORT
Pmn
WR
PMC
PMCmn
WR
PF
PFmn
WR
PM
PMmn
Pmn
EV
DD
EV
SS
P-ch
N-ch
Output signal when
alternate function is used
Output enable signal when
alternate function is used
Input signal when
alternate function is used
Note
Internal bus
Selector
Selector
Selector
Address
Note Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 147
Figure 4-9. Block Diagram of Type G-1
Input signal when
alternate function is used
RD
WR
PORT
Pmn
WR
PFC
PFCmn
WR
PF
PFmn
WR
PMC
PMCmn
WR
PM
PMmn
Output signal when
alternate function is used
Pmn
EV
DD
EV
SS
P-ch
N-ch
Note
Internal bus
Selector
Selector
Selector
Address
Note Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
148
Figure 4-10. Block Diagram of Type G-2
Input signal when
alternate function is used
RD
WR
PORT
Pmn
WR
PFC
PFCmn
WR
PF
PFmn
WR
PMC
PMCmn
WR
PM
PMmn
Output signal when
alternate function is used
Pmn
EV
DD
EV
SS
P-ch
N-ch
Note
Internal bus
Selector
Selector
Selector
Address
Note Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 149
Figure 4-11. Block Diagram of Type G-3
Output signal 2 when
alternate function is used
RD
WR
PORT
Pmn
WR
PFC
PFCmn
WR
PF
PFmn
WR
PMC
PMCmn
WR
PM
PMmn
Output signal 1 when
alternate function is used
Pmn
EV
DD
EV
SS
P-ch
N-ch
Internal bus
Selector
Selector
Selector
Selector
Address
<R>
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
150
Figure 4-12. Block Diagram of Type G-4
RD
WR
PORT
Pmn
WR
PFC
PFCmn
WR
PF
PFmn
WR
PMC
PMCmn
WR
PM
PMmn
Input signal 2 when
alternate function is used
Input signal 1 when
alternate function is used
Pmn
EV
DD
EV
SS
P-ch
N-ch
Note
Internal bus
Selector
Selector
Selector
Address
Note Hysteresis characteristics are not available in port mode.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 151
Figure 4-13. Block Diagram of Type G-5
RD
WR
PORT
Pmn
WR
PFC
PFCmn
WR
PF
PFmn
WR
PMC
PMCmn
WR
PM
PMmn
Output signal 2 when
alternate function is used
Output signal 1 when
alternate function is used
Output enable signal when
alternate function is used
Pmn
EV
DD
EV
SS
P-ch
N-ch
Input signal when
alternate function is used
Note
Internal bus
Selector
Selector
Selector
Selector
Address
Note Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
152
Figure 4-14. Block Diagram of Type G-6
Output signal when
alternate function is used
Input signal 1 when
alternate function is used
Input signal 2 when
alternate function is used
Note
Internal bus
Selector
Selector
Selector
Selector
Address
RD
WR
PORT
Pmn
WR
PFC
PFCmn
WR
PF
PFmn
WR
PMC
PMCmn
WR
PM
PMmn
Pmn
EV
DD
EV
SS
P-ch
N-ch
Note Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 153
Figure 4-15. Block Diagram of Type G-12
Input signal when
alternate function is used
Output signal 1 when
alternate function is used
Output signal 2 when
alternate function is used
Note
Internal bus
Selector
Address
RD
WRPORT
Pmn
WRPFC
PFCmn
WRPF
PFmn
WRPMC
PMCmn
WRPM
PMmn
Pmn
EVDD
EVSS
P-ch
N-ch
Selector
Selector
Selector
Note Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
154
Figure 4-16. Block Diagram of Type L-1
Input signal 1 when
alternate function is used
RD
WR
PORT
Pmn
WR
PMC
PMCmn
WR
INTR
INTRmn
Note 1
WR
INTF
INTFmn
Note 1
WR
PF
PFmn
WR
PM
PMmn
Pmn
EV
DD
EV
SS
P-ch
N-ch
Edge
detection Noise
elimination
Note 2
Internal bus
Selector
Selector
Address
Notes 1. See 22.6 External Interrupt Request Input Pins (NMI and INTP0 to INTP7).
2. Hysteresis characteristics are not available in port mode.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 155
Figure 4-17. Block Diagram of Type N-1
Input signal 1 when
alternate function is used
RD
WR
PORT
Pmn
WR
PMC
PMCmn
WR
INTR
INTRmn
Note 1
WR
INTF
INTFmn
Note 1
WR
PF
PFmn
WR
PM
WR
PFC
PFCmn
PMmn
Pmn
Input signal 2 when
alternate function is used
EV
DD
EV
SS
P-ch
N-ch
Edge
detection Noise
elimination
Note 2
Internal bus
Selector
Selector
Selector
Address
Notes 1. See 22.6 External Interrupt Request Input Pins (NMI and INTP0 to INTP7).
2. Hysteresis characteristics are not available in port mode.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
156
Figure 4-18. Block Diagram of Type N-2
Internal bus
Address
Input signal when
alternate function is used
Selector
Selector
Selector
RD
WRPORT
Pmn
WRPMC
PMCmn
WRINTR
INTRmnNote 1
WRINTF
INTFmnNote 1
WRPF
PFmn
WRPM
WRPFC
PFCmn
PMmn
Pmn
EVDD
EVSS
P-ch
N-ch
Edge
detection Noise
elimination
Note 2
Output signal when
alternate function is used
Notes 1. See 22.6 External Interrupt Request Input Pins (NMI and INTP0 to INTP7).
2. Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 157
Figure 4-19. Block Diagram of Type N-3
Input signal 1-1 when
alternate function is used
Input signal 1-2 when
alternate function is used
Input signal 2 when
alternate function is used
RD
WR
PORT
Pmn
WR
PMC
PMCmn
WR
INTR
INTRmn
Note 1
WR
INTF
INTFmn
Note 1
WR
PF
PFmn
WR
PM
WR
PFC
PFCmn
PMmn
Pmn
EV
DD
EV
SS
P-ch
N-ch
Note 2
Internal bus
Selector
Selector
Selector
Address
Edge
detection Noise
elimination
Notes 1. See 22.6 External Interrupt Request Input Pins (NMI and INTP0 to INTP7).
2. Hysteresis characteristics are not available in port mode.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
158
Figure 4-20. Block Diagram of Type U-1
Input signal 2 when
alternate function is used
RD
WRPORT
Pmn
WRPFC
PFCmn
WRPF
PFmn
WRPMC
PMCmn
WRPM
PMmn
Input signal 1 when
alternate function is used
Input signal 3 when
alternate function is used
Output signal 2 when
alternate function is used
Output signal 1 when
alternate function is used
Output enable signal when
alternate function is used
Pmn
EVDD
EVSS
P-ch
N-ch
WRPFCE
PFCEmn
Note
Internal bus
Selector
Selector
Selector
Selector
Selector
Address
Note Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 159
Figure 4-21. Block Diagram of Type U-5
Input signal 1-1 when
alternate function is used
RD
WR
PORT
Pmn
WR
PFC
PFCmn
WR
PF
PFmn
WR
PMC
PMCmn
WR
PM
PMmn
Input signal 1-2 when
alternate function is used
Output signal 2 when
alternate function is used
Output signal 1 when
alternate function is used
Pmn
EV
DD
EV
SS
P-ch
N-ch
WR
PFCE
PFCEmn
Note
Internal bus
Selector
Selector
Selector
Selector
Address
Noise
elimination
Note Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
160
Figure 4-22. Block Diagram of Type U-6
Input signal 1-1 when
alternate function is used
RD
WR
PORT
Pmn
WR
PFC
PFCmn
WR
PF
PFmn
WR
OCDM0
OCDM0
WR
PMC
PMCmn
WR
PM
PMmn
Input signal 1-2 when
alternate function is used
Input signal when
on-chip debugging
Pmn
EV
DD
EV
SS
P-ch
N-ch
WR
PFCE
PFCEmn
Note
Internal bus
Selector
Selector
Selector
Selector
Address
Output signal 2 when
alternate function is used
Output signal 1 when
alternate function is used
Noise
elimination
Note Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 161
Figure 4-23. Block Diagram of Type U-7
Input signal 1 when
alternate function is used
RD
WRPORT
Pmn
WRPFC
PFCmn
WRPF
PFmn
WROCDM0
OCDM0
WRPMC
PMCmn
WRPM
PMmn
Input signal 2-1 when
alternate function is used
Input signal 2-2 when
alternate function is used
Output signal when
on-chip debugging
Pmn
EVDD
EVSS
P-ch
N-ch
WRPFCE
PFCEmn
Note
Internal bus
Selector
Selector
Selector
Selector
Selector
Selector
Address
Output signal 2 when
alternate function is used
Output signal 1 when
alternate function is used
Noise
elimination
Note Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
162
Figure 4-24. Block Diagram of Type U-8
Input signal when
alternate function is used
RD
WR
PORT
Pmn
WR
PFC
PFCmn
WR
PF
PFmn
WR
OCDM0
OCDM0
WR
PMC
PMCmn
WR
PM
PMmn
Input signal when
on-chip debugging
Pmn
EV
DD
EV
SS
P-ch
N-ch
WR
PFCE
PFCEmn
Note
Internal bus
Selector
Selector
Selector
Selector
Address
Output signal 2 when
alternate function is used
Output signal 1 when
alternate function is used
Noise
elimination
Note Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 163
Figure 4-25. Block Diagram of Type U-9
Input signal 1 when
alternate function is used
RD
WR
PORT
Pmn
WR
PFC
PFCmn
WR
PF
PFmn
WR
OCDM0
OCDM0
WR
PMC
PMCmn
WR
PM
PMmn
Input signal 2 when
alternate function is used
Input signal when
on-chip debugging
Output enable signal when
alternate function is used
Pmn
EV
DD
EV
SS
P-ch
N-ch
WR
PFCE
PFCEmn
Note
Internal bus
Selector
Selector
Selector
Selector
Selector
Address
Output signal 2 when
alternate function is used
Output signal 1 when
alternate function is used
Noise
elimination
Note Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
164
Figure 4-26. Block Diagram of Type U-10
Internal bus
Address
Input signal 1 when
alternate function is used
Selector
Selector
Selector
Selector
RD
WR
PORT
Pmn
WR
PFC
PFCmn
WR
PF
PFmn
WR
PMC
PMCmn
WR
PM
PMmn
Input signal 2 when
alternate function is used
Output signal 2 when
alternate function is used
Output signal 3 when
alternate function is used
Output signal 1 when
alternate function is used
Pmn
EV
DD
EV
SS
P-ch
N-ch
WR
PFCE
PFCEmn
Noise
elimination
Note
Selector
Note Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 165
Figure 4-27. Block Diagram of Type U-11
Internal bus
Address
Input signal 1 when
alternate function is used
Selector
Selector
Selector
Selector
RD
WR
PORT
Pmn
WR
PFC
PFCmn
WR
PF
PFmn
WR
PMC
PMCmn
WR
PM
PMmn
Input signal 3 when
alternate function is used
Output signal 2 when
alternate function is used
Output signal 1 when
alternate function is used
Pmn
Input signal 2 when
alternate function is used
EV
DD
EV
SS
P-ch
N-ch
WR
PFCE
PFCEmn
Noise
elimination
Note
Selector
Note Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
166
Figure 4-28. Block Diagram of Type U-12
Input signal when
alternate function is used
RD
WRPORT
Pmn
WRPFC
PFCmn
WRPF
PFmn
WRPMC
PMCmn
WRPM
PMmn
Output signal 2 when
alternate function is used
Output signal 1 when
alternate function is used
Pmn
EVDD
EVSS
P-ch
N-ch
WRPFCE
PFCEmn
Note
Internal bus
Selector
Selector
Selector
Selector
Address
Note Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 167
Figure 4-29. Block Diagram of Type U-13
Input signal when
alternate function is used
RD
WR
PORT
Pmn
WR
PFC
PFCmn
WR
PF
PFmn
WR
PMC
PMCmn
WR
PM
PMmn
Output signal 2 when
alternate function is used
Output signal 1 when
alternate function is used
Pmn
EV
DD
EV
SS
P-ch
N-ch
WR
PFCE
PFCEmn
Note
Internal bus
Selector
Selector
Selector
Selector
Address
Note Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
168
Figure 4-30. Block Diagram of Type U-14
Input signal 1 when
alternate function is used
RD
WR
PORT
Pmn
WR
PFC
PFCmn
WR
PF
PFmn
WR
PMC
PMCmn
WR
PM
PMmn
Input signal 2 when
alternate function is used
Output signal 2 when
alternate function is used
Output signal 1 when
alternate function is used
Pmn
EV
DD
EV
SS
P-ch
N-ch
WR
PFCE
PFCEmn
Note
Internal bus
Selector
Selector
Selector
Selector
Address
Selector
Note Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 169
Figure 4-31. Block Diagram of Type U-15
Input signal 1 when
alternate function is used
Input signal 2 when
alternate function is used
RD
WR
PORT
Pmn
WR
PMC
PMCmn
WR
INTR
INTRmn
Note 1
WR
INTF
INTFmn
Note 1
WR
PF
PFmn
WR
PM
WR
PFC
PFCmn
WR
PFCE
PFCEmn
PMmn
Pmn
EV
DD
EV
SS
P-ch
N-ch
Output signal 2 when
alternate function is used
Output signal 1 when
alternate function is used
Note 2
Internal bus
Selector
Selector
Selector
Selector
Address
Edge
detection Noise
elimination
Selector
Notes 1. See 22.6 External Interrupt Request Input Pins (NMI and INTP0 to INTP7).
2. Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
170
Figure 4-32. Block Diagram of Type AA-1
RD
WR
PORT
Pmn
WR
INTF
INTFmn
Note 1
WR
PF
PFmn
WR
OCDM0
OCDM0
WR
PMC
PMCmn
WR
PM
PMmn
Pmn
EV
DD
EV
SS
P-ch
N-ch
N-ch
WR
INTR
INTRmn
Note 1
EV
SS
Input signal when
on-chip debugging
External
reset signal
Input signal when
alternate function is used
Note 2
Internal bus
Selector
Selector
Address
Edge
detection Noise
elimination
Notes 1. See 22.6 External Interrupt Request Input Pins (NMI and INTP0 to INTP7).
2. Hysteresis characteristics are not available in port mode.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 171
4.5 Port Register Settings When Alternate Function Is Used
Table 4-15 shows the port register settings when each port is used for an alternate function. When using a port pin
as an alternate-function pin, refer to the description of each pin.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
172
Table 4-15. Using Port Pin as Alternate-Function Pin (1/7)
Pin Name Alternate Function
Name I/O
Pnx Bit of
Pn Register
PMnx Bit of
PMn Register
PMCnx Bit of
PMCn Register
PFCEnx Bit of
PFCEn Register
PFCnx Bit of
PFCn Register
Other Bits
(Registers)
P02 = Setting not required
P03 = Setting not required
P03 = Setting not required
P04 = Setting not required
P05 = Setting not required
P05 = Setting not required
P06 = Setting not required
P10 = Setting not required
P11 = Setting not required
P30 = Setting not required
P30 = Setting not required
P31 = Setting not required
P31 = Setting not required
P31 = Setting not required
P32 = Setting not required
P32 = Setting not required
P32 = Setting not required
P32 = Setting not required
P33 = Setting not required
P33 = Setting not required
P34 = Setting not required
P34 = Setting not required
P35 = Setting not required
P35 = Setting not required
P02
P03
P04
P05
P06
P10
P11
P30
P31
P32
P33
P34
P35
NMI
INTP0
ADTRG
INTP1
INTP2
DRST
Note 1
INTP3
ANO0
ANO1
TXDA0
SOB4
RXDA0
INTP7
SIB4
ASCKA0
SCKB4
TIP00
TOP00
TIP01
TOP01
TIP10
TOP10
TIP11
TOP11
Input
Input
Input
Input
Input
Input
Input
Output
Output
Output
Output
Input
Input
Input
Input
I/O
Input
Output
Input
Output
Input
Output
Input
Output
OCDM0 (OCDM) = 1
PM02 = Setting not required
PM03 = Setting not required
PM03 = Setting not required
PM04 = Setting not required
PM05 = Setting not required
PM05 = Setting not required
PM06 = Setting not required
PM10 = 1
PM11 = 1
PM30 = Setting not required
PM30 = Setting not required
PM31 = Setting not required
PM31 = Setting not required
PM31 = Setting not required
PM32 = Setting not required
PM32 = Setting not required
PM32 = Setting not required
PM32 = Setting not required
PM33 = Setting not required
PM33 = Setting not required
PM34 = Setting not required
PM34 = Setting not required
PM35 = Setting not required
PM35 = Setting not required
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
PMC02 = 1
PMC03 = 1
PMC03 = 1
PMC04 = 1
PMC05 = 1
PMC05 = Setting not required
PMC06 = 1
PMC30 = 1
PMC30 = 1
PMC31 = 1
PMC31 = 1
PMC31 = 1
PMC32 = 1
PMC32 = 1
PMC32 = 1
PMC32 = 1
PMC33 = 1
PMC33 = 1
PMC34 = 1
PMC34 = 1
PMC35 = 1
PMC35 = 1
PFC03 = 0
PFC03 = 1
PFC30 = 0
PFC30 = 1
Note 2, PFC31 = 0
Note 2, PFC31 = 0
PFC31 = 1
PFC32 = 0
PFC32 = 1
PFC32 = 0
PFC32 = 1
PFC33 = 0
PFC33 = 1
PFC34 = 0
PFC34 = 1
PFC35 = 0
PFC35 = 1
−
−
−
−
−
−
−
−
−
PFCE32 = 0
PFCE32 = 0
PFCE32 = 1
PFCE32 = 1
Notes 1. Flash memory versions only
2. The INTP7 pin and RXDA0 pin are alternate-function pins. When using the pin as the RXDA0 pin, disable edge detection for the alternate-function
INTP7 pin (clear the INTF3.INTF31 bit and INTR3.INTR31 bit to 0). When using the pin as the INTP7 pin, stop the UARTA0 reception operation (clear
the UA0CTL0.UA0RXE bit to 0).
Caution When using one of the P10 and P11 pins as an I/O port and the other as a D/A output pin (ANO0, ANO1), do so in an application where the port
I/O level does not change during D/A output.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 173
Table 4-15. Using Port Pin as Alternate-Function Pin (2/7)
Pin Name Alternate Function
Name I/O
Pnx Bit of
Pn Register
PMnx Bit of
PMn Register
PMCnx Bit of
PMCn Register
PFCEnx Bit of
PFCEn Register
PFCnx Bit of
PFCn Register
Other Bits
(Registers)
−
−
−
−
−
−
−
−
−
−
−
−
−
P36
P37
P38
P39
P40
P41
P42
P50
P51
CTXD0Note 1
IETX0Note 2
CRXD0Note 1
IERX0Note 2
TXDA2
SDA00Note 3
RXDA2
SCL00Note 3
SIB0
SDA01Note 3
SOB0
SCL01Note 3
SCKB0
TIQ01
KR0
TOQ01
RTP00
TIQ02
KR1
TOQ02
RTP01
P36 = Setting not required
P36 = Setting not required
P37 = Setting not required
P37 = Setting not required
P38 = Setting not required
P38 = Setting not required
P39 = Setting not required
P39 = Setting not required
P40 = Setting not required
P40 = Setting not required
P41 = Setting not required
P41 = Setting not required
P42 = Setting not required
P50 = Setting not required
P50 = Setting not required
P50 = Setting not required
P50 = Setting not required
P51 = Setting not required
P51 = Setting not required
P51 = Setting not required
P51 = Setting not required
PM36 = Setting not required
PM36 = Setting not required
PM37 = Setting not required
PM37 = Setting not required
PM38 = Setting not required
PM38 = Setting not required
PM39 = Setting not required
PM39 = Setting not required
PM40 = Setting not required
PM40 = Setting not required
PM41 = Setting not required
PM41 = Setting not required
PM42 = Setting not required
PM50 = Setting not required
PM50 = Setting not required
PM50 = Setting not required
PM50 = Setting not required
PM51 = Setting not required
PM51 = Setting not required
PM51 = Setting not required
PM51 = Setting not required
PMC36 = 1
PMC36 = 1
PMC37 = 1
PMC37 = 1
PMC38 = 1
PMC38 = 1
PMC39 = 1
PMC39 = 1
PMC40 = 1
PMC40 = 1
PMC41 = 1
PMC41 = 1
PMC42 = 1
PMC50 = 1
PMC50 = 1
PMC50 = 1
PMC50 = 1
PMC51 = 1
PMC51 = 1
PMC51 = 1
PMC51 = 1
PFC36 = 0
PFC36 = 1
PFC37 = 0
PFC37 = 1
PFC38 = 0
PFC38 = 1
PFC39 = 0
PFC39 = 1
PFC40 = 0
PFC40 = 1
PFC41 = 0
PFC41 = 1
PFC50 = 1
PFC50 = 1
PFC50 = 0
PFC50 = 1
PFC51 = 1
PFC51 = 1
PFC51 = 0
PFC51 = 1
Output
Output
Input
Input
Output
I/O
Input
I/O
Input
I/O
Output
I/O
I/O
Input
Input
Output
Output
Input
Input
Output
Output
PFCE50 = 0
PFCE50 = 0
PFCE50 = 1
PFCE50 = 1
PFCE51 = 0
PFCE51 = 0
PFCE51 = 1
PFCE51 = 1
KRM0 (KRM) = 0
TQ0TIG2, TQ0TIG3 (TQ0IOC1) = 0
KRM1 (KRM) = 0
TQ0TIG4, TQ0TIG5 (TQ0IOC1) = 0
−
PF38 (PF3) = 1
PF39 (PF3) = 1
PF40 (PF4) = 1
PF41 (PF4) = 1
Notes 1. CAN controller versions only
2. IEBus controller versions only
3. I
2C bus versions (Y products) only
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
174
Table 4-15. Using Port Pin as Alternate-Function Pin (3/7)
Pin Name Alternate Function
Name I/O
Pnx Bit of
Pn Register
PMnx Bit of
PMn Register
PMCnx Bit of
PMCn Register
PFCEnx Bit of
PFCEn Register
PFCnx Bit of
PFCn Register
Other Bits
(Registers)
Input
Input
Output
Output
Input
Input
Input
Input
Input
Output
Output
Output
Input
Output
Input
I/O
Input
Output
Input
P52
P53
P54
P55
TIQ03
KR2
TOQ03
RTP02
DDI
Note
SIB2
TIQ00
KR3
TOQ00
RTP03
DDO
Note
SOB2
KR4
RTP04
DCK
Note
SCKB2
KR5
RTP05
DMS
Note
P52 = Setting not required
P52 = Setting not required
P52 = Setting not required
P52 = Setting not required
P52 = Setting not required
P53 = Setting not required
P53 = Setting not required
P53 = Setting not required
P53 = Setting not required
P53 = Setting not required
P53 = Setting not required
P54 = Setting not required
P54 = Setting not required
P54 = Setting not required
P54 = Setting not required
P55 = Setting not required
P55 = Setting not required
P55 = Setting not required
P55 = Setting not required
PM52 = Setting not required
PM52 = Setting not required
PM52 = Setting not required
PM52 = Setting not required
PM52 = Setting not required
PM53 = Setting not required
PM53 = Setting not required
PM53 = Setting not required
PM53 = Setting not required
PM53 = Setting not required
PM53 = Setting not required
PM54 = Setting not required
PM54 = Setting not required
PM54 = Setting not required
PM54 = Setting not required
PM55 = Setting not required
PM55 = Setting not required
PM55 = Setting not required
PM55 = Setting not required
PMC52 = 1
PMC52 = 1
PMC52 = 1
PMC52 = 1
PMC52 = Setting not required
PMC53 = 1
PMC53 = 1
PMC53 = 1
PMC53 = 1
PMC53 = 1
PMC53 = Setting not required
PMC54 = 1
PMC54 = 1
PMC54 = 1
PMC54 = Setting not required
PMC55 = 1
PMC55 = 1
PMC55 = 1
PMC55 = Setting not required
PFCE52 = 0
PFCE52 = 0
PFCE52 = 1
PFCE52 = 1
PFCE52 = Setting not required
PFCE53 = 0
PFCE53 = 0
PFCE53 = 0
PFCE53 = 1
PFCE53 = 1
PFCE53 = Setting not required
PFCE54 = 0
PFCE54 = 0
PFCE54 = 1
PFCE54 = Setting not required
PFCE55 = 0
PFCE55 = 0
PFCE55 = 1
PFCE55 = Setting not required
PFC52 = 1
PFC52 = 1
PFC52 = 0
PFC52 = 1
PFC52 = Setting not required
PFC53 = 0
PFC53 = 1
PFC53 = 1
PFC53 = 0
PFC53 = 1
PFC53 = Setting not required
PFC54 = 0
PFC54 = 1
PFC54 = 1
PFC54 = Setting not required
PFC55 = 0
PFC55 = 1
PFC55 = 1
PFC55 = Setting not required
KRM2 (KRM) = 0
TQ0TIG6, TQ0TIG7 (TQ0I0C1) = 0
OCDM0 (OCDM) = 1
KRM3 (KRM) = 0
TQ0TIG0, TQ0TIG1 (TQ0IOC1) = 0,
TQ0EES0, TQ0EES1 (TQ0IOC2) = 0,
TQ0ETS0, TQ0ETS1 (TQ0IOC2) = 0
OCDM0 (OCDM) = 1
OCDM0 (OCDM) = 1
OCDM0 (OCDM) = 1
Note Flash memory versions only
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 175
Table 4-15. Using Port Pin as Alternate-Function Pin (4/7)
Pin Name Alternate Function
Name I/O
Pnx Bit of
Pn Register
PMnx Bit of
PMn Register
PMCnx Bit of
PMCn Register
PFCEnx Bit of
PFCEn Register
PFCnx Bit of
PFCn Register
Other Bits
(Registers)
−
−
−
−
−
−
−
−
−
−
−
−
Note 1
PF90 (PF9) = 1
Note 1
PF91 (PF9) = 1
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Output
Input
Output
I/O
Output
Input
Input
I/O
P70
P71
P72
P73
P74
P75
P76
P77
P78
P79
P710
P711
P90
P91
ANI0
ANI1
ANI2
ANI3
ANI4
ANI5
ANI6
ANI7
ANI8
ANI9
ANI10
ANI11
A0
KR6
TXDA1
SDA02Note 2
A1
KR7
RXDA1/KR7
Note 3
SCL02Note 2
P70 = Setting not required
P71 = Setting not required
P72 = Setting not required
P73 = Setting not required
P74 = Setting not required
P75 = Setting not required
P76 = Setting not required
P77 = Setting not required
P78 = Setting not required
P79 = Setting not required
P710 = Setting not required
P711 = Setting not required
P90 = Setting not required
P90 = Setting not required
P90 = Setting not required
P90 = Setting not required
P91 = Setting not required
P91 = Setting not required
P91 = Setting not required
P91 = Setting not required
PM70 = 1
PM71 = 1
PM72 = 1
PM73 = 1
PM74 = 1
PM75 = 1
PM76 = 1
PM77 = 1
PM78 = 1
PM79 = 1
PM710 = 1
PM711 = 1
PM90 = Setting not required
PM90 = Setting not required
PM90 = Setting not required
PM90 = Setting not required
PM91 = Setting not required
PM91 = Setting not required
PM91 = Setting not required
PM91 = Setting not required
PMC90 = 1
PMC90 = 1
PMC90 = 1
PMC90 = 1
PMC91 = 1
PMC91 = 1
PMC91 = 1
PMC91 = 1
PFCE90 = 0
PFCE90 = 0
PFCE90 = 1
PFCE90 = 1
PFCE91 = 0
PFCE91 = 0
PFCE91 = 1
PFCE91 = 1
PFC90 = 0
PFC90 = 1
PFC90 = 0
PFC90 = 1
PFC91 = 0
PFC91 = 1
PFC91 = 0
PFC91 = 1
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
Notes 1. Port 9 pins cannot be used as port pins or other alternate-function pins if even one of the A0 to A15 pins is used in the separate bus mode. After setting
the PFC9 and PFCE9 registers to 0000H, therefore, set all 16 bits of the PMC9 register to FFFFH at once.
2. I
2C bus versions (Y products) only
3. The RXDA1 and KR7 pins must not be used at the same time. When using the RXDA1 pin, do not use the KR7 pin. When using the KR7 pin, do not use
the RXDA1 pin (it is recommended to set the PFC91 bit to 1 and clear the PFCE91 bit to 0).
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
176
Table 4-15. Using Port Pin as Alternate-Function Pin (5/7)
Pin Name Alternate Function
Name I/O
Pnx Bit of
Pn Register
PMnx Bit of
PMn Register
PMCnx Bit of
PMCn Register
PFCEnx Bit of
PFCEn Register
PFCnx Bit of
PFCn Register
Other Bits
(Registers)
Note
Note
Note
Note
Note
Note
Note
Note
Output
Input
Output
Output
Input
Output
Output
Input
Output
Output
Input
Output
Output
Input
Output
Output
Input
Input
Output
Output
Output
Output
I/O
P92
P93
P94
P95
P96
P97
P98
P99
A2
TIP41
TOP41
A3
TIP40
TOP40
A4
TIP31
TOP31
A5
TIP30
TOP30
A6
TIP21
TOP21
A7
SIB1
TIP20
TOP20
A8
SOB1
A9
SCKB1
P92 = Setting not required
P92 = Setting not required
P92 = Setting not required
P93 = Setting not required
P93 = Setting not required
P93 = Setting not required
P94 = Setting not required
P94 = Setting not required
P94 = Setting not required
P95 = Setting not required
P95 = Setting not required
P95 = Setting not required
P96 = Setting not required
P96 = Setting not required
P96 = Setting not required
P97 = Setting not required
P97 = Setting not required
P97 = Setting not required
P97 = Setting not required
P98 = Setting not required
P98 = Setting not required
P99 = Setting not required
P99 = Setting not required
PM92 = Setting not required
PM92 = Setting not required
PM92 = Setting not required
PM93 = Setting not required
PM93 = Setting not required
PM93 = Setting not required
PM94 = Setting not required
PM94 = Setting not required
PM94 = Setting not required
PM95 = Setting not required
PM95 = Setting not required
PM95 = Setting not required
PM96 = Setting not required
PM96 = Setting not required
PM96 = Setting not required
PM97 = Setting not required
PM97 = Setting not required
PM97 = Setting not required
PM97 = Setting not required
PM98 = Setting not required
PM98 = Setting not required
PM99 = Setting not required
PM99 = Setting not required
PMC92 = 1
PMC92 = 1
PMC92 = 1
PMC93 = 1
PMC93 = 1
PMC93 = 1
PMC94 = 1
PMC94 = 1
PMC94 = 1
PMC95 = 1
PMC95 = 1
PMC95 = 1
PMC96 = 1
PMC96 = 1
PMC96 = 1
PMC97 = 1
PMC97 = 1
PMC97 = 1
PMC97 = 1
PMC98 = 1
PMC98 = 1
PMC99 = 1
PMC99 = 1
PFCE92 = 0
PFCE92 = 0
PFCE92 = 1
PFCE93 = 0
PFCE93 = 0
PFCE93 = 1
PFCE94 = 0
PFCE94 = 0
PFCE94 = 1
PFCE95 = 0
PFCE95 = 0
PFCE95 = 1
PFCE96 = 0
PFCE96 = 1
PFCE96 = 1
PFCE97 = 0
PFCE97 = 0
PFCE97 = 1
PFCE97 = 1
−
−
−
−
PFC92 = 0
PFC92 = 1
PFC92 = 0
PFC93 = 0
PFC93 = 1
PFC93 = 0
PFC94 = 0
PFC94 = 1
PFC94 = 0
PFC95 = 0
PFC95 = 1
PFC95 = 0
PFC96 = 0
PFC96 = 0
PFC96 = 1
PFC97 = 0
PFC97 = 1
PFC97 = 0
PFC97 = 1
PFC98 = 0
PFC98 = 1
PFC99 = 0
PFC99 = 1
Note Port 9 pins cannot be used as port pins or other alternate-function pins if even one of the A0 to A15 pins is used in the separate bus mode. After setting the
PFC9 and PFCE9 registers to 0000H, therefore, set all 16 bits of the PMC9 register to FFFFH at once.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 177
Table 4-15. Using Port Pin as Alternate-Function Pin (6/7)
Pin Name Alternate Function
Name I/O
Pnx Bit of
Pn Register
PMnx Bit of
PMn Register
PMCnx Bit of
PMCn Register
PFCEnx Bit of
PFCEn Register
PFCnx Bit of
PFCn Register
Other Bits
(Registers)
Output
Input
Output
Output
Output
I/O
Output
Input
Output
Input
Input
Output
Output
Input
Input
Output
Input
Output
Output
Input
Output
Output
Output
Output
P910
P911
P912
P913
P914
P915
PCM0
PCM1
PCM2
PCM3
PCT0
PCT1
PCT4
PCT6
A10
SIB3
A11
SOB3
A12
SCKB3
A13
INTP4
A14
INTP5
TIP51
TOP51
A15
INTP6
TIP50
TOP50
WAIT
CLKOUT
HLDAK
HLDRQ
WR0
WR1
RD
ASTB
P910 = Setting not required
P910 = Setting not required
P911 = Setting not required
P911 = Setting not required
P912 = Setting not required
P912 = Setting not required
P913 = Setting not required
P913 = Setting not required
P914 = Setting not required
P914 = Setting not required
P914 = Setting not required
P914 = Setting not required
P915 = Setting not required
P915 = Setting not required
P915 = Setting not required
P915 = Setting not required
PCM0 = Setting not required
PCM1 = Setting not required
PCM2 = Setting not required
PCM3 = Setting not required
PCT0 = Setting not required
PCT1 = Setting not required
PCT4 = Setting not required
PCT6 = Setting not required
PM910 = Setting not required
PM910 = Setting not required
PM911 = Setting not required
PM911 = Setting not required
PM912 = Setting not required
PM912 = Setting not required
PM913 = Setting not required
PM913 = Setting not required
PM914 = Setting not required
PM914 = Setting not required
PM914 = Setting not required
PM914 = Setting not required
PM915 = Setting not required
PM915 = Setting not required
PM915 = Setting not required
PM915 = Setting not required
PMCM0 = Setting not required
PMCM1 = Setting not required
PMCM2 = Setting not required
PMCM3 = Setting not required
PMCT0 = Setting not required
PMCT1 = Setting not required
PMCT4 = Setting not required
PMCT6 = Setting not required
PMC910 = 1
PMC910 = 1
PMC911 = 1
PMC911 = 1
PMC912 = 1
PMC912 = 1
PMC913 = 1
PMC913 = 1
PMC914 = 1
PMC914 = 1
PMC914 = 1
PMC914 = 1
PMC915 = 1
PMC915 = 1
PMC915 = 1
PMC915 = 1
PMCCM0 = 1
PMCCM1 = 1
PMCCM2 = 1
PMCCM3 = 1
PMCCT0 = 1
PMCCT1 = 1
PMCCT4 = 1
PMCCT6 = 1
PFCE914 = 0
PFCE914 = 0
PFCE914 = 1
PFCE914 = 1
PFCE915 = 0
PFCE915 = 0
PFCE915 = 1
PFCE915 = 1
PFC910 = 0
PFC910 = 1
PFC911 = 0
PFC911 = 1
PFC912 = 0
PFC912 = 1
PFC913 = 0
PFC913 = 1
PFC914 = 0
PFC914 = 1
PFC914 = 0
PFC914 = 1
PFC915 = 0
PFC915 = 1
PFC915 = 0
PFC915 = 1
Note
Note
Note
Note
Note
Note
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
Note Port 9 pins cannot be used as port pins or other alternate-function pins if even one of the A0 to A15 pins is used in the separate bus mode. After setting the
PFC9 and PFCE9 registers to 0000H, therefore, set all 16 bits of the PMC9 register to FFFFH at once.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
178
Table 4-15. Using Port Pin as Alternate-Function Pin (7/7)
Pin Name Alternate Function
Name I/O
Pnx Bit of
Pn Register
PMnx Bit of
PMn Register
PMCnx Bit of
PMCn Register
PFCEnx Bit of
PFCEn Register
PFCnx Bit of
PFCn Register
Other Bits
(Registers)
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
Output
Output
Output
Output
Output
Output
I/O
I/O
I/O
I/O
I/O
I/O
Input
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
PDH0
PDH1
PDH2
PDH3
PDH4
PDH5
PDL0
PDL1
PDL2
PDL3
PDL4
PDL5
PDL6
PDL7
PDL8
PDL9
PDL10
PDL11
PDL12
PDL13
PDL14
PDL15
A16
A17
A18
A19
A20
A21
AD0
AD1
AD2
AD3
AD4
AD5
FLMD1
Note
AD6
AD7
AD8
AD9
AD10
AD11
AD12
AD13
AD14
AD15
PDH0 = Setting not required
PDH1 = Setting not required
PDH2 = Setting not required
PDH3 = Setting not required
PDH4 = Setting not required
PDH5 = Setting not required
PDL0 = Setting not required
PDL1 = Setting not required
PDL2 = Setting not required
PDL3 = Setting not required
PDL4 = Setting not required
PDL5 = Setting not required
PDL5 = Setting not required
PDL6 = Setting not required
PDL7 = Setting not required
PDL8 = Setting not required
PDL9 = Setting not required
PDL10 = Setting not required
PDL11 = Setting not required
PDL12 = Setting not required
PDL13 = Setting not required
PDL14 = Setting not required
PDL15 = Setting not required
PMDH0 = Setting not required
PMDH1 = Setting not required
PMDH2 = Setting not required
PMDH3 = Setting not required
PMDH4 = Setting not required
PMDH5 = Setting not required
PMDL0 = Setting not required
PMDL1 = Setting not required
PMDL2 = Setting not required
PMDL3 = Setting not required
PMDL4 = Setting not required
PMDL5 = Setting not required
PMDL5 = Setting not required
PMDL6 = Setting not required
PMDL7 = Setting not required
PMDL8 = Setting not required
PMDL9 = Setting not required
PMDL10 = Setting not required
PMDL11 = Setting not required
PMDL12 = Setting not required
PMDL13 = Setting not required
PMDL14 = Setting not required
PMDL15 = Setting not required
PMCDH0 = 1
PMCDH1 = 1
PMCDH2 = 1
PMCDH3 = 1
PMCDH4 = 1
PMCDH5 = 1
PMCDL0 = 1
PMCDL1 = 1
PMCDL2 = 1
PMCDL3 = 1
PMCDL4 = 1
PMCDL5 = 1
PMCDL5 = Setting not required
PMCDL6 = 1
PMCDL7 = 1
PMCDL8 = 1
PMCDL9 = 1
PMCDL10 = 1
PMCDL11 = 1
PMCDL12 = 1
PMCDL13 = 1
PMCDL14 = 1
PMCDL15 = 1
Note Since this pin is set in the flash memory programming mode, it does not need to be manipulated using the port control register. For details, see CHAPTER
30 FLASH MEMORY.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 179
4.6 Cautions
4.6.1 Cautions on setting port pins
(1) In the V850ES/SG2 and V850ES/SG2-H, the general-purpose port function and several peripheral function I/O
pin share a pin. To switch between the general-purpose port (port mode) and the peripheral function I/O pin
(alternate-function mode), set by the PMCn register. In regards to this register setting sequence, note with
caution the following.
(a) Cautions on switching from port mode to alternate-function mode
To switch from the port mode to alternate-function mode in the following order.
<1> Set the PFn registerNote: N-ch open-drain setting
<2> Set the PFCn and PFCEn registers: Alternate-function selection
<3> Set the corresponding bit of the PMCn register to 1: Switch to alternate-function mode
If the PMCn register is set first, note with caution that, at that moment or depending on the change of the
pin states in accordance with the setting of the PFn, PFCn, and PFCEn registers, unexpected operations
may occur.
A concrete example is shown as Example below.
Note N-ch open-drain output pin only
Caution Regardless of the port mode/alternate-function mode, the Pn register is read and written
as follows.
• Pn register read: Read the port output latch value (when PMn.PMnm bit = 0), or read
the pin states (PMn.PMnm bit = 1).
• Pn register write: Write to the port output latch
[Example] SCL01 pin setting example
The SCL01 pin is used alternately with the P41/SOB0 pin. Select the valid pin functions with
the PMC4, PFC4, and PF4 registers.
PMC41 Bit PFC41 Bit PF41 Bit Valid Pin Functions
0 don’t care 1 P41 (in output port mode, N-ch open-drain output)
0 1 SOB0 output (N-ch open-drain output) 1
1 1 SCL01 I/O (N-ch open-drain output)
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
180
The order of setting in which malfunction may occur on switching from the P41 pin to the
SCL01 pin are shown below.
Setting Order Setting Contents Pin States Pin Level
<1> Initial value
(PMC41 bit = 0,
PFC41 bit = 0,
PF41 bit = 0)
Port mode (input) Hi-Z
<2> PMC41 bit ← 1 SOB0 output Low level (high level depending on the
CSIB0 setting)
<3> PFC41 bit ← 1 SCL01 I/O High level (CMOS output)
<4> PF41 bit ← 1 SCL01 I/O Hi-Z (N-ch open-drain output)
In <2>, I2C communication may be affected since the alternate-function SOB0 output is output
to the pin. In the CMOS output period of <2> or <3>, unnecessary current may be generated.
(b) Cautions on alternate-function mode (input)
The input signal to the alternate-function block is low level when the PMCn.PMCnm bit is 0 due to the AND
output of the PMCn register set value and the pin level. Thus, depending on the port setting and alternate-
function operation enable timing, unexpected operations may occur. Therefore, switch between the port
mode and alternate-function mode in the following sequence.
• To switch from port mode to alternate-function mode (input)
Set the pins to the alternate-function mode using the PMCn register and then enable the alternate-
function operation.
• To switch from alternate-function mode (input) to port mode
Stop the alternate-function operation and then switch the pins to the port mode.
The concrete examples are shown as Example 1 and Example 2.
[Example 1] Switch from general-purpose port (P02) to external interrupt pin (NMI)
When the P02/NMI pin is pulled up as shown in Figure 4-33 and the rising edge is specified
in the NMI pin edge detection setting, even though high level is input continuously to the NMI
pin during switching from the P02 pin to the an NMI pin (PMC02 bit = 0 → 1), this is detected
as a rising edge as if the low level changed to high level, and an NMI interrupt occurs.
To avoid it, set the NMI pin’s valid edge after switching from the P02 pin to the NMI pin.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 181
Figure 4-33. Example of Switching from P02 to NMI (Incorrect)
PMC0
NMI interrupt occurrence
76543 2
P02/NMI
3 V
10
0
→
1000
PMC0m bit = 0:
Port mode
PMC0m bit = 1:
Alternate-function mode
Rising
edge
detector
PMC02 bit = 0: Low level
↓
PMC02 bit = 1: High level
Remark m = 2 to 6
[Example 2] Switch from external pin (NMI) to general-purpose port (P02)
When the P02/NMI pin is pulled up as shown in Figure 4-34 and the falling edge is specified
in the NMI pin edge detection setting, even though high level is input continuously to the NMI
pin at switching from the NMI pin to the P02 pin (PMC02 bit = 1 → 0), this is detected as
falling edge as if high level changed to low level, and NMI interrupt occurs.
To avoid this, set the NMI pin edge detection as “No edge detected” before switching to the
P02 pin.
Figure 4-34. Example of Switching from NMI to P02 (Incorrect)
PMC0
76543 2
P02/NMI
3 V
10
NMI interrupt occurrence
1
→
0
PMC0m bit = 0:
Port mode
PMC0m bit = 1:
Alternate-function mode
Falling
edge
detector
PMC02 bit = 1: High level
↓
PMC02 bit = 0: Low level
000
Remark m = 2 to 6
(2) In port mode, the PFn.PFnm bit is valid only in the output mode (PMn.PMnm bit = 0). In the input mode
(PMnm bit = 1), the value of the PFnm bit is not reflected in the buffer.
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD
182
4.6.2 Cautions on bit manipulation instruction for port n register (Pn)
When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the value
of the output latch of an input port that is not subject to manipulation may be written in addition to the targeted bit.
Therefore, it is recommended to rewrite the output latch when switching a port from input mode to output mode.
<Example> When P90 pin is an output port, P91 to P97 pins are input ports (all pin statuses are high level), and
the value of the port latch is 00H, if the output of P90 pin is changed from low level to high level via
a bit manipulation instruction, the value of the port latch is FFH.
Explanation: The targets of writing to and reading from the Pn register of a port whose PMnm bit is
1 are the output latch and pin status, respectively.
A bit manipulation instruction is executed in the following order in the V850ES/SG2 and
V850ES/SG2-H.
<1> The Pn register is read in 8-bit units.
<2> The targeted one bit is manipulated.
<3> The Pn register is written in 8-bit units.
In step <1>, the value of the output latch (0) of P90 pin, which is an output port, is read, while the
pin statuses of P91 to P97 pins, which are input ports, are read. If the pin statuses of P91 to P97
pins are high level at this time, the read value is FEH.
The value is changed to FFH by the manipulation in <2>.
FFH is written to the output latch by the manipulation in <3>.
Figure 4-35. Bit Manipulation Instruction (P90 Pin)
Low-level output
Bit manipulation
instruction
(set1 0, P9L[r0])
is executed for
P90 bit.
Pin status: High level
P90
P91 to P97
Port 9L latch
00000000
High-level output
Pin status: High level
P90
P91 to P97
Port 9L latch
11111111
Bit manipulation instruction for P90 bit
<1> P9L register is read in 8-bit units.
• In the case of P90, an output port, the value of the port latch (0) is read.
• In the case of P91 to P97, input ports, the pin status (1) is read.
<2> Set (1) P90 bit.
<3> Write the results of <2> to the output latch of P9L register in 8-bit units.
<R>
CHAPTER 4 PORT FUNCTIONS
User’s Manual U16541EJ5V1UD 183
4.6.3 Cautions on on-chip debug pins
The DRST, DCK, DMS, DDI, and DDO pins are on-chip debug pins (these pins are available only in the flash-
memory versions).
After reset by the RESET pin, the P05/INTP2/DRST pin is initialized to function as an on-chip debug pin (DRST). If
a high level is input to the DRST pin at this time, the on-chip debug mode is set, and the DCK, DMS, DDI, and DDO
pins can be used.
The following action must be taken if on-chip debugging is not used.
• Clear the OCDM0 bit of the OCDM register (special register) (0)
At this time, fix the P05/INTP2/DRST pin to low level from when reset by the RESET pin is released until the above
action is taken.
If a high level is input to the DRST pin before the above action is taken, it may cause a malfunction (CPU deadlock).
Handle the P05 pin with the utmost care.
Caution The P05/INTP2/DRST pin is not initialized to function as an on-chip debug pin (DRST) when a
reset signal (WDT2RES) is generated due to a watchdog timer overflow, a reset signal (LVIRES) is
generated by the low-voltage detector (LVI), or a reset signal (CLMRES) is generated by the clock
monitor (CLM) (reset by the low-voltage detector (LVI) is available only in the V850ES/SG2). The
OCDM register holds the current value.
4.6.4 Cautions on P05/INTP2/DRST pin
The P05/INTP2/DRST pin has an internal pull-down resistor (30 kΩ TYP.). After a reset by the RESET pin, a pull-
down resistor is connected. The pull-down resistor is disconnected when the OCDM0 bit is cleared (0).
4.6.5 Cautions on P10, P11, and P53 pins when power is turned on
When the power is turned on, the following pins may momentarily output an undefined level.
• P10/ANO0 pin
• P11/ANO1 pin
• P53/SIB2/KR3/TIQ00/TOQ00/RTP03/DDONote pin
Note The DDO pin is provided only in the flash memory version.
4.6.6 Hysteresis characteristics
In port mode, the following port pins do not have hysteresis characteristics.
P02 to P06
P31 to P35, P37 to P39
P40 to P42
P50 to P55
P90 to P97, P99, P910, P912 to P915
4.6.7 Cautions on separate bus mode
Port 9 pins cannot be used as port pins or other alternate-function pins if even one of the A0 to A15 pins is used in
the separate bus mode. After setting the PFC9 and PFCE9 registers to 0000H, therefore, set all 16 bits of the PMC9
register to FFFFH at once. If even one of the A0 to A15 pins is not used in the separate bus mode, port 9 pins can be
used as port pins or other alternate-function pins.
<R>
<R>
<R>
<R>
<R>
User’s Manual U16541EJ5V1UD
184
CHAPTER 5 BUS CONTROL FUNCTION
The V850ES/SG2 and V850ES/SG2-H are provided with an external bus interface function by which external
memories such as ROM and RAM, and I/O can be connected.
5.1 Features
Output is selectable from a multiplexed bus with a minimum of 3 bus cycles and a separate bus with a minimum
of 2 bus cycles.
8-bit/16-bit data bus selectable
Wait function
• Programmable wait function of up to 7 states
• External wait function using WAIT pin
Idle state function
Bus hold function
Up to 4 MB of physical memory connectable
The bus can be controlled at a voltage that is different from the operating voltage when BVDD ≤ EVDD = VDD.
However, in separate bus mode or when the A20 and A21 pins are used, set BVDD = EVDD = VDD.
<R>
<R>
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD 185
5.2 Bus Control Pins
The pins used to connect an external device are listed in the table below.
Table 5-1. Bus Control Pins (Multiplexed Bus)
Bus Control Pin Alternate-Function Pin I/O Function
AD0 to AD15 PDL0 to PDL15 I/O Address/data bus
A16 to A21 PDH0 to PDH5 Output Address bus
WAIT PCM0 Input External wait control
CLKOUT PCM1 Output Internal system clock
WR0, WR1 PCT0, PCT1 Output Write strobe signal
RD PCT4 Output Read strobe signal
ASTB PCT6 Output Address strobe signal
HLDRQ PCM3 Input
HLDAK PCM2 Output
Bus hold control
Table 5-2. External Control Pins (Separate Bus)
Bus Control Pin Alternate-Function Pin I/O Function
AD0 to AD15 PDL0 to PDL15 I/O Data bus
A0 to A15 P90 to P915 Output Address bus
A16 to A21 PDH0 to PDH5 Output Address bus
WAIT PCM0 Input External wait control
CLKOUT PCM1 Output Internal system clock
WR0, WR1 PCT0, PCT1 Output Write strobe signal
RD PCT4 Output Read strobe signal
HLDRQ PCM3 Input
HLDAK PCM2 Output
Bus hold control
5.2.1 Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed
When the internal ROM, internal RAM, or on-chip peripheral I/O are accessed, the status of each pin is as follows.
Table 5-3. Pin Statuses When Internal ROM, Internal RAM, or On-Chip Peripheral I/O Is Accessed
Separate Bus Mode Multiplexed Bus Mode
Address bus (A21 to A0) Undefined Address bus (A21 to A16) Undefined
Data bus (AD15 to AD0) Hi-Z Address/data bus (AD15 to AD0) Undefined
Control signal (RD, WR0, WR1) High level Control signal (RD, WR0, WR1, ASTB) High level
Caution When a write access is performed to the internal ROM area, address, data, and control signals
are activated in the same way as access to the external memory area.
5.2.2 Pin status in each operation mode
For the pin status of the V850ES/SG2 and V850ES/SG2-H in each operation mode, see 2.2 Pin Status.
<R>
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD
186
5.3 Memory Block Function
The 16 MB external memory space is divided into memory blocks of (lower) 2 MB, 2 MB, 4 MB, and 8 MB. The
programmable wait function and bus cycle operation mode for each of these blocks can be independently controlled in
one-block units.
Figure 5-1. Data Memory Map: Physical Address
(80 KB)
Use prohibited
Memory block 3
(8 MB)
Internal ROM areaNote 4
(1 MB)
External memory area
(1 MB)
Internal RAM area
(60 KB)
On-chip peripheral
I/O area (4 KB)
Memory block 2
(4 MB)
Memory block 1
(2 MB)
Memory block 0
(2 MB)
03FFFFFFH
03FEC000H
03FEBFFFH
01000000H
00FFFFFFH
00800000H
007FFFFFH
00400000H
003FFFFFH
00200000H
001FFFFFH
00000000H
03FFFFFFH
03FFF000H
03FFEFFFH
001FFFFFH
00100000H
000FFFFFH
00000000H
Use prohibitedNote 1
03FF0000H
03FEFFFFH
Programmable peripheral
I/O areaNote 2 or
use prohibitedNote 3
03FEF000H
03FEEFFFH
03FEC000H
Notes 1. Use of addresses 03FEF000H to 03FEFFFFH is prohibited because these addresses are in the
same area as the on-chip peripheral I/O area.
2. Only the programmable peripheral I/O area is seen as images of 256 MB each in the 4 GB address
space.
3. Addresses 03FEC000H to 03FEC5FFH are allocated to addresses 03FEC000H to 03FEEFFFH of
the CAN controller version as a programmable peripheral I/O area. Use of these addresses in a
version without a CAN controller is prohibited.
4. This area is an external memory area in the case of a data write access.
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD 187
5.4 External Bus Interface Mode Control Function
The V850ES/SG2 and V850ES/SG2-H have the following two external bus interface modes.
• Multiplexed bus mode
• Separate bus mode
These two modes can be selected by using the EXIMC register.
(1) External bus interface mode control register (EXIMC)
The EXIMC register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
0
Multiplexed bus mode
Separate bus mode
SMSEL
0
1
Mode selection
EXIMC 0 0 0 0 0 0 SMSEL
After reset: 00H R/W Address: FFFFFFBEH
Caution Set the EXIMC register from the internal ROM or internal RAM area before making an
external access.
After setting the EXIMC register, be sure to insert a NOP instruction.
<R>
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD
188
5.5 Bus Access
5.5.1 Number of clocks for access
The following table shows the number of basic clocks required for accessing each resource.
(1) In V850ES/SG2
Area (Bus Width)
Bus Cycle Type
Internal ROM (32 Bits) Internal RAM (32 Bits) External Memory (16 Bits)
Instruction fetch (normal access) 1 1Note 1 3 + nNote 2
Instruction fetch (branch) 2 2Note 1 3 + nNote 2
Operand data access 3 1 3 + nNote 2
Notes 1. Increases by 1 if a conflict with a data access occurs.
2. 2 + n clocks (n: Number of wait states) when the separate bus mode is selected.
Remark Unit: Clocks/access
(2) In V850ES/SG2-H
Area (Bus Width)
Bus Cycle Type
Internal ROM (32 Bits) Internal RAM (32 Bits) External Memory (16 Bits)
Instruction fetch (normal access) 1 1Note 1 3 + nNote 2
Instruction fetch (branch) 3 2Note 1 3 + nNote 2
Operand data access 4 1 3 + nNote 2
Notes 1. Increases by 1 if a conflict with a data access occurs.
2. 2 + n clocks (n: Number of wait states) when the separate bus mode is selected.
Remark Unit: Clocks/access
<R>
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD 189
5.5.2 Bus size setting function
Each external memory area selected by memory block n can be set by using the BSC register. However, the bus
size can be set to 8 bits and 16 bits only.
The external memory areas of the V850ES/SG2 and V850ES/SG2-H are selected in memory blocks 0 to 3.
(1) Bus size configuration register (BSC)
The BSC register can be read or written in 16-bit units.
Reset sets this register to 5555H.
Caution Write to the BSC register after reset, and then do not change the set values. Also, do not
access an external memory area until the initial settings of the BSC register are complete.
After reset: 5555H R/W Address: FFFFF066H
0
0
BSn0
0
1
8 bits
16 bits
BSC 1
BS30
0
0
1
BS20
0
0
1
BS10
0
0
1
BS00
8
910
11
1213
Data bus width of memory block n space (n = 0 to 3)
1415
1234567 0
Memory block 0
Memory block 3 Memory block 2 Memory block 1
Caution Be sure to set bits 14, 12, 10, and 8 to “1”, and clear bits 15, 13, 11, 9, 7, 5, 3, and 1 to “0”.
<R>
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD
190
5.5.3 Access by bus size
The V850ES/SG2 and V850ES/SG2-H access the on-chip peripheral I/O and external memory in 8-bit, 16-bit, or
32-bit units. The bus size is as follows.
• The bus size of the on-chip peripheral I/O is fixed to 16 bits.
• The bus size of the external memory is selectable from 8 bits or 16 bits (by using the BSC register).
The operation when each of the above is accessed is described below. All data is accessed starting from the lower
side.
The V850ES/SG2 and V850ES/SG2-H support only the little-endian format.
Figure 5-2. Little-Endian Address in Word
000BH 000AH 0009H 0008H
0007H 0006H 0005H 0004H
0003H 0002H 0001H 0000H
31 24 23 16 15 8 7 0
(1) Data space
The V850ES/SG2 and V850ES/SG2-H have an address misalign function.
With this function, data can be placed at all addresses, regardless of the format of the data (word data or
halfword data). However, if the word data or halfword data is not aligned at the boundary, a bus cycle is
generated at least twice, causing the bus efficiency to drop.
(a) Halfword-length data access
A byte-length bus cycle is generated twice if the least significant bit of the address is 1.
(b) Word-length data access
(i) A byte-length bus cycle, halfword-length bus cycle, and byte-length bus cycle are generated in that
order if the least significant bit of the address is 1.
(ii) A halfword-length bus cycle is generated twice if the lower 2 bits of the address are 10.
<R>
<R>
<R>
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD 191
(2) Byte access (8 bits)
(a) 16-bit data bus width
<1> Access to even address (2n)
<2> Access to odd address (2n + 1)
7
0
7
0
Byte data
15
8
External data
bus
2n
Address
7
0
7
0
15
8
2n + 1
Address
Byte data External data
bus
(b) 8-bit data bus width
<1> Access to even address (2n)
<2> Access to odd address (2n + 1)
7
0
7
0
2n
Address
Byte data External data
bus
7
0
7
0
2n + 1
Address
Byte data External data
bus
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD
192
(3) Halfword access (16 bits)
(a) With 16-bit data bus width
<1> Access to even address (2n)
<2> Access to odd address (2n + 1)
7
0
7
0
15
8
2n
Address
15
8
2n + 1
Halfword data External data
bus
First access Second access
7
0
7
0
15
8
15
87
0
7
0
15
8
15
8
2n + 2
Halfword data External data
bus
2n
Address
Halfword data External data
bus
Address
2n + 1
(b) 8-bit data bus width
<1> Access to even address (2n)
<2> Access to odd address (2n + 1)
First access Second access
7
0
7
0
15
8Address
7
0
7
0
15
8
2n + 1
Address
2n
Halfword data External data
bus
Halfword data External data
bus
First access Second access
7
0
7
0
15
87
0
7
0
15
8
2n + 2
2n + 1
Address Address
Halfword data External data
bus
Halfword data External data
bus
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD 193
(4) Word access (32 bits)
(a) 16-bit data bus width (1/2)
<1> Access to address (4n)
First access Second access
7
0
7
0
15
8
4n
15
8
4n + 1
23
16
31
24
7
0
7
0
15
8
4n + 2
15
8
4n + 3
23
16
31
24
Word data External data
bus
Address
Word data External data
bus
Address
<2> Access to address (4n + 1)
First access Second access Third access
7
0
7
0
15
8
15
8
4n + 1
23
16
31
24
7
0
7
0
15
8
4n + 2
15
8
4n + 3
23
16
31
24
7
0
7
0
15
8
4n + 4
15
8
23
16
31
24
Word data External data
bus
Address
Word data External data
bus
Address
Word data External data
bus
Address
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD
194
(a) 16-bit data bus width (2/2)
<3> Access to address (4n + 2)
First access Second access
7
0
7
0
15
8
4n + 2
15
8
4n + 3
23
16
31
24
7
0
7
0
15
8
4n + 4
15
8
4n + 5
23
16
31
24
Word data External data
bus
Address
Word data External data
bus
Address
<4> Access to address (4n + 3)
First access Second access Third access
7
0
7
0
15
8
15
8
4n + 3
23
16
31
24
7
0
7
0
15
8
4n + 4
15
8
4n + 5
23
16
31
24
7
0
7
0
15
8
4n + 6
15
8
23
16
31
24
Word data External data
bus
Address
Word data External data
bus
Address
Word data External data
bus
Address
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD 195
(b) 8-bit data bus width (1/2)
<1> Access to address (4n)
First access Second access Third access Fourth access
7
0
7
0
15
8
4n
23
16
31
24
7
0
7
0
4n + 1
15
8
23
16
31
24
7
0
7
0
4n + 2
15
8
23
16
31
24
7
0
7
0
4n + 3
15
8
23
16
31
24
Word data External data
bus
Address
Word data External data
bus
Address
Word data External data
bus
Address
Word data External data
bus
Address
<2> Access to address (4n + 1)
First access Second access Third access Fourth access
7
0
7
0
15
8
4n + 1
23
16
31
24
7
0
7
0
4n + 2
15
8
23
16
31
24
7
0
7
0
4n + 3
15
8
23
16
31
24
7
0
7
0
4n + 4
15
8
23
16
31
24
Word data External data
bus
Address
Word data External data
bus
Address
Word data External data
bus
Address
Word data External data
bus
Address
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD
196
(b) 8-bit data bus width (2/2)
<3> Access to address (4n + 2)
First access Second access Third access Fourth access
Word data External data
bus
Address
Word data External data
bus
Address
Word data External data
bus
Address
Word data External data
bus
Address
7
0
7
0
15
8
4n + 2
23
16
31
24
7
0
7
0
4n + 3
15
8
23
16
31
24
7
0
7
0
4n + 4
15
8
23
16
31
24
7
0
7
0
4n + 5
15
8
23
16
31
24
<4> Access to address (4n + 3)
First access Second access Third access Fourth access
7
0
7
0
15
8
4n + 3
23
16
31
24
7
0
7
0
4n + 4
15
8
23
16
31
24
7
0
7
0
4n + 5
15
8
23
16
31
24
7
0
7
0
4n + 6
15
8
23
16
31
24
Word data External data
bus
Address
Word data External data
bus
Address
Word data External data
bus
Address
Word data External data
bus
Address
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD 197
5.6 Wait Function
5.6.1 Programmable wait function
(1) Data wait control register 0 (DWC0)
To realize interfacing with a low-speed memory or I/O, up to seven data wait states can be inserted in the bus
cycle that is executed for each memory block space.
The number of wait states can be programmed by using the DWC0 register . Immediately after system reset, 7
data wait states are inserted for all the blocks.
The DWC0 register can be read or written in 16-bit units.
Reset sets this register to 7777H.
Cautions 1. The internal ROM and internal RAM areas are not subject to programmable wait, and are
always accessed without a wait state. The on-chip peripheral I/O area is also not subject
to programmable wait, and only wait control from each peripheral function is performed.
2. Write to the DWC0 register after reset, and then do not change the set values. Also, do
not access an external memory area until the initial settings of the DWC0 register are
complete.
3. When the V850ES/SG2-H is used in separate bus mode and operated at fXX > 20 MHz, be
sure to insert one or more wait.
After reset: 7777H R/W Address: FFFFF484H
0
0
DWC0 DW32
DW12
DW31
DW11
DW30
DW10
0
0
DW22
DW02
DW21
DW01
DW20
DW00
8
910
11
12131415
1234567 0
Memory block 0
Memory block 3 Memory block 2
Memory block 1
DWn2
0
0
0
0
1
1
1
1
DWn1
0
0
1
1
0
0
1
1
DWn0
0
1
0
1
0
1
0
1
None
1
2
3
4
5
6
7
None
fXX ≤ 20 MHz fXX > 20 MHz
Setting prohibited
Multiplexed bus Separate bus
Number of wait states inserted in
CSn space (n = 0 to 3)
Caution Be sure to clear bits 15, 11, 7, and 3 to “0”.
<R>
<R>
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD
198
5.6.2 External wait function
To synchronize an extremely slow external memory, I/O, or asynchronous system, any number of wait states can
be inserted in the bus cycle by using the external wait pin (WAIT).
When the PCM0 pin is set to alternate function, the external wait function is enabled.
Access to each area of the internal ROM, internal RAM, and on-chip peripheral I/O is not subject to control by the
external wait function, in the same manner as the programmable wait function.
The WAIT signal can be input asynchronously to CLKOUT, and is sampled at the falling edge of the clock in the T2
and TW states of the bus cycle in the multiplexed bus mode. In the separate bus mode, it is sampled at the rising
edge of the clock immediately after the T1 and TW states of the bus cycle. If the setup/hold time of the sampling
timing is not satisfied, a wait state is inserted in the next state, or not inserted at all.
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD 199
5.6.3 Relationship between programmable wait and external wait
Wait cycles are inserted as the result of an OR operation between the wait cycles specified by the set value of the
programmable wait and the wait cycles controlled by the WAIT pin.
Wait control
Programmable wait
Wait via WAIT pin
For example, if the timing of the programmable wait and the WAIT pin signal is as illustrated below, three wait
states will be inserted in the bus cycle.
Figure 5-3. Inserting Wait Example
(a) Multiplexed bus
CLKOUT
T1 T2 TW TW TW T3
WAIT pin
Wait via WAIT pin
Programmable wait
Wait control
(b) Separate bus
T1 TW TW TW T2
CLKOUT
WAIT pin
Wait via WAIT pin
Programmable wait
Wait control
Remark The circles indicate the sampling timing.
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD
200
5.6.4 Programmable address wait function
Address-setup or address-hold waits to be inserted in each bus cycle can be set by using the AWC register.
Address wait insertion is set for each memory block area (memory blocks 0 to 3).
If an address setup wait is inserted, it seems that the high-clock period of the T1 state is extended by 1 clock. If an
address hold wait is inserted, it seems that the low-clock period of the T1 state is extended by 1 clock.
(1) Address wait control register (AWC)
The AWC register can be read or written in 16-bit units.
Reset sets this register to FFFFH.
Cautions 1. Address setup wait and address hold wait cycles are not inserted when the internal ROM
area, internal RAM area, and on-chip peripheral I/O areas are accessed.
2. Write to the AWC register after reset, and then do not change the set values. Also, do not
access an external memory area until the initial settings of the AWC register are
complete.
3. When the V850ES/SG2-H is operated at fXX > 20 MHz, be sure to insert the address-hold
wait and the address-setup wait.
After reset: FFFFH R/W Address: FFFFF488H
1
AHW3
AWC 1
ASW3
1
AHW2
1
ASW2
1
AHW1
1
ASW1
1
AHW0
1
ASW0
8
910
11
12131415
1234567 0
Memory block 0
Memory block 3 Memory block 2 Memory block 1
ASWn
0
1
Not inserted
Inserted
Setting prohibited
Inserted
Specifies insertion of address setup wait (n = 0 to 3)
f
XX
≤ 20 MHz f
XX
> 20 MHz
AHWn
0
1
Not inserted
Inserted
Setting prohibited
Inserted
Specifies insertion of address hold wait (n = 0 to 3)
f
XX
≤ 20 MHz f
XX
> 20 MHz
Caution Be sure to set bits 15 to 8 to “1”.
<R>
<R>
<R>
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD 201
5.7 Idle State Insertion Function
To facilitate interfacing with low-speed memories, one idle state (TI) can be inserted after the T3 state in the bus
cycle that is executed for each space selected by the memory block in the multiplex address/data bus mode. In the
separate bus mode, one idle state (TI) can be inserted after the T2 state. By inserting an idle state, the data output
float delay time of the memory can be secured during read access (an idle state cannot be inserted during write
access).
Whether the idle state is to be inserted can be programmed by using the BCC register.
An idle state is inserted for all the areas immediately after system reset.
(1) Bus cycle control register (BCC)
The BCC register can be read or written in 16-bit units.
Reset sets this register to AAAAH.
Cautions 1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to idle
state insertion.
2. Write to the BCC register after reset, and then do not change the set values. Also, do not
access an external memory area until the initial settings of the BCC register are complete.
After reset: AAAAH R/W Address: FFFFF48AH
1
BC31
BCn1
0
1
Not inserted
Inserted
BCC 0
0
1
BC21
0
0
1
BC11
0
0
1
BC01
0
0
8
910
11
1213
Specifies insertion of idle state (n = 0 to 3)
1415
1234567 0
Memory block 0
Memory block 3 Memory block 2 Memory block 1
Caution Be sure to set bits 15, 13, 11, and 9 to “1”, and clear bits 14, 12, 10, 8, 6, 4, 2, and 0 to “0”.
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD
202
5.8 Bus Hold Function
5.8.1 Functional outline
The HLDRQ and HLDAK functions are valid if the PCM2 and PCM3 pins are set to alternate function.
When the HLDRQ pin is asserted (low level), indicating that another bus master has requested bus mastership, the
external address/data bus goes into a high-impedance state and is released (bus hold status). If the request for the
bus mastership is cleared and the HLDRQ pin is deasserted (high level), driving these pins is started again.
During the bus hold period, execution of the program in the internal ROM and internal RAM is continued until an
on-chip peripheral I/O register or the external memory is accessed.
The bus hold status is indicated by assertion of the HLDAK pin (low level). The bus hold function enables the
configuration of multi-processor type systems in which two or more bus masters exist.
Note that the bus hold request is not acknowledged during a multiple-access cycle initiated by the bus sizing
function or a bit manipulation instruction.
Status Data Bus
Width
Access Type Timing at Which Bus Hold Request
Is Not Acknowledged
Word access to even address Between first and second access
Between first and second access Word access to odd address
Between second and third access
16 bits
Halfword access to odd address Between first and second access
Between first and second access
Between second and third access
Word access
Between third and fourth access
CPU bus lock
8 bits
Halfword access Between first and second access
Read-modify-write access of bit
manipulation instruction
− − Between read access and write
access
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD 203
5.8.2 Bus hold procedure
The bus hold status transition procedure is shown below.
<1> HLDRQ = 0 acknowledged
<2> All bus cycle start requests inhibited
<3> End of current bus cycle
<4> Shift to bus idle status
<5> HLDAK = 0
<6> HLDRQ = 1 acknowledged
<7> HLDAK = 1
<8> Bus cycle start request inhibition released
<9> Bus cycle starts
Normal status
Bus hold status
Normal status
HLDAK (output)
HLDRQ (input)
<1> <2> <5><3><4> <7><8><9><6>
5.8.3 Operation in power save mode
Because the internal system clock is stopped in the STOP, IDLE1, and IDLE2 modes, the bus hold status is not
entered even if the HLDRQ pin is asserted.
In the HALT mode, the HLDAK pin is asserted as soon as the HLDRQ pin has been asserted, and the bus hold
status is entered. When the HLDRQ pin is later deasserted, the HLDAK pin is also deasserted, and the bus hold
status is cleared.
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD
204
5.9 Bus Priority
Bus hold, DMA transfer, operand data accesses, instruction fetch (branch), and instruction fetch (successive) are
executed in the external bus cycle.
Bus hold has the highest priority, followed by DMA transfer, operand data access, instruction fetch (branch), and
instruction fetch (successive).
An instruction fetch may be inserted between the read access and write access in a read-modify-write access.
If an instruction is executed for two or more accesses, an instruction fetch and bus hold are not inserted between
accesses due to bus size limitations.
Table 5-4. Bus Priority
Priority External Bus Cycle Bus Master
Bus hold External device
DMA transfer DMAC
Operand data access CPU
Instruction fetch (branch) CPU
High
Low Instruction fetch (successive) CPU
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD 205
5.10 Bus Timing
Figure 5-4. Multiplexed Bus Read Timing (Bus Size: 16 Bits, 16-Bit Access)
A1 A2 A3
D1 D2
A3A2
A1
T1 T2 T3 T1 T2 TW TW T3 TI T1
Programmable
wait
External
wait
Idle state
CLKOUT
A21 to A16
ASTB
WAIT
AD15 to AD0
RD
8-bit access
AD15 to AD8
AD7 to AD0
Odd address
Active
Hi-Z
Even address
Hi-Z
Active
Remark The broken lines indicate high impedance.
Figure 5-5. Multiplexed Bus Read Timing (Bus Size: 8 Bits)
A1 A2 A3
D1 D2
A3A2
A1
T1 T2 T3 T1 T2 TW TW T3 TI T1
Programmable
wait
External
wait
Idle state
CLKOUT
A21 to A16,
AD15 to AD8
ASTB
WAIT
AD7 to AD0
RD
Remark The broken lines indicate high impedance.
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD
206
Figure 5-6. Multiplexed Bus Write Timing (Bus Size: 16 Bits, 16-Bit Access)
A1
11 00 11 11 00 11
A2 A3
D1 D2
A3A2
A1
T2 T3 T1T1 T2 TW TW T3 T1
Programmable
wait
External
wait
CLKOUT
A21 to A16
ASTB
WAIT
AD15 to AD0
WR1, WR0
WR1, WR0 01 10
8-bit access
AD15 to AD8
AD7 to AD0
Odd address
Active
Undefined
Even address
Undefined
Active
Figure 5-7. Multiplexed Bus Write Timing (Bus Size: 8 Bits)
A1
11 10 11 11 10 11
A2 A3
D1 D2
A3A2
A1
T2 T3 T1T1 T2 TW TW T3 T1
Programmable
wait
External
wait
CLKOUT
A21 to A16,
AD15 to AD8
ASTB
WAIT
AD7 to AD0
WR1, WR0
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD 207
Figure 5-8. Multiplexed Bus Hold Timing (Bus Size: 16 Bits, 16-Bit Access)
T1
A1
Undefined
A1
A2
T2 T3 TI
Note
TH TH TH TH TI
Note
T1 T2 T3
D1
CLKOUT
HLDRQ
HLDAK
A21 to A16
ASTB
AD15 to AD0
RD
Undefined Undefined
Undefined
A2 D2
Note This idle state (TI) does not depend on the BCC register settings.
Remarks 1. See Table 2-2 for the pin statuses in the bus hold mode.
2. The broken lines indicate high impedance.
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD
208
Figure 5-9. Separate Bus Read Timing (Bus Size: 16 Bits, 16-Bit Access)
T1
A1 A2 A3
T2 T1 TW TW T2 T2TI T1
D3D2
Programmable
wait
External
wait
Idle state
D1
CLKOUT
A21 to A0
WAIT
AD15 to AD0
RD
8-bit access
AD15 to AD8
AD7 to AD0
Odd address
Active
Hi-Z
Even address
Hi-Z
Active
Remark The broken lines indicate high impedance.
Figure 5-10. Separate Bus Read Timing (Bus Size: 8 Bits)
T1
A1 A2 A3
T2 T1 TW TW T2 T2TI T1
D3D2
Programmable
wait
External
wait
Idle state
D1
CLKOUT
A21 to A0
WAIT
AD7 to AD0
RD
Remark The broken lines indicate high impedance.
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD 209
Figure 5-11. Separate Bus Write Timing (Bus Size: 16 Bits, 16-Bit Access)
T1
A1
11 00 00 001111 11 11
A2 A3
T2 T1 TW TW T2 T1 T2
D3D2
Programmable
wait
External
wait
D1
CLKOUT
A21 to A0
WAIT
AD15 to AD0
WR1, WR0
WR1, WR0 01 10
8-bit access
AD15 to AD8
AD7 to AD0
Odd address
Active
Undefined
Even address
Undefined
Active
Remark The broken lines indicate high impedance.
Figure 5-12. Separate Bus Write Timing (Bus Size: 8 Bits)
T1
A1 A2 A3
T2 T1 TW TW T2 T1 T2
D3D2
Programmable
wait
External
wait
D1
CLKOUT
A21 to A0
WAIT
AD7 to AD0
WR1, WR0 11 10 10 1011 11 11 11
Remark The broken lines indicate high impedance.
CHAPTER 5 BUS CONTROL FUNCTION
User’s Manual U16541EJ5V1UD
210
Figure 5-13. Separate Bus Hold Timing (Bus Size: 8 Bits, Write)
CLKOUT
T1 T2
A1
D1 D2
Undefined
A2
Undefined
11 1110
D3
A3
T1 T2 THTI
Note
TI
Note
TH TH TH T1 T2
HLDRQ
HLDAK
A21 to A0
AD7 to AD0
WR1, WR0 11 10 11 10 11
Note This idle state (TI) does not depend on the BCC register settings.
Remark The broken lines indicate high impedance.
Figure 5-14. Address Wait Timing (Separate Bus Read, Bus Size: 16 Bits, 16-Bit Access)
TASW T1 TAHW T2
CLKOUT
ASTB
A21 to A0
WAIT
AD15 to AD0
RD
D1
A1
T1 T2
CLKOUT
ASTB
A21 to A0
WAIT
AD15 to AD0
RD
D1
A1
Remarks 1. TASW (address setup wait): Image of high-level width of T1 state expanded.
2. TAHW (address hold wait): Image of low-level width of T1 state expanded.
3. The broken lines indicate high impedance.
User’s Manual U16541EJ5V1UD 211
CHAPTER 6 CLOCK GENERATION FUNCTION
6.1 Overview
The following clock generation functions are available.
{ Main clock oscillator
• In clock-through mode
V850ES/SG2: fX = 2.5 to 10 MHz (fXX = 2.5 to 10 MHz)
V850ES/SG2-H: fX = 2.5 to 8 MHz (fXX = 2.5 to 8 MHz)
• In PLL mode
V850ES/SG2: fX = 2.5 to 5 MHz (fXX = 10 to 20 MHz)
V850ES/SG2-H: fX = 2.5 to 5 MHz (×4: fXX = 10 to 20 MHz)
fX = 2.5 to 4 MHz (×8: fXX = 20 to 32 MHz)
{ Subclock oscillator
• f
XT = 32.768 kHz
{ Multiply (×4/×8) function by PLL (Phase Locked Loop)
• Clock-through mode/PLL mode selectable
{ Internal oscillator
• f
R = 200 kHz (TYP.)
{ Internal system clock generation
• 7 steps (fXX, fXX/2, fXX/4, fXX/8, fXX/16, fXX/32, fXT)
{ Peripheral clock generation
{ Clock output function
Remark f
X: Main clock oscillation frequency
f
XX: Main clock frequency
f
XT: Subclock frequency
fR: Internal oscillation clock frequency
<R>
<R>
CHAPTER 6 CLOCK GENERATION FUNCTION
User’s Manual U16541EJ5V1UD
212
6.2 Configuration
Figure 6-1. Clock Generator
Selector
Selector
Note
FRC bit
MFRC
bit
MCK
bit
CK2 to CK0
bits
SELPLL bit
PLLON
bit
CLS, CK3
bits
STOP mode
Subclock
oscillator
Port CM
Prescaler 1
Prescaler 2
IDLE
control
HALT
control
HALT
mode
CPU clock
Watch timer clock
Timer M clock
Watch timer clock,
watchdog timer 2 clock
Peripheral clock,
watchdog timer 2 clock
Watchdog timer 2 clock,
timer M clock
Internal
system clock
Prescaler 3
Main clock
oscillator
Main clock
oscillator
stop control
RSTOP bit
Internal
oscillator 1/8 divider
XT1
XT2
CLKOUT
X1
X2
IDLE mode
PLL
f
XX
/32
f
XX
/16
f
XX
/8
f
XX
/4
f
XX
/2
f
XX
f
CPU
f
CLK
f
XX
to f
XX
/1,024
CAN controller
f
CAN
f
BRG
= f
X
/2 to f
X
/2
12
f
XT
f
XT
f
XX
f
X
f
R
f
R
/8
IDLE
control
Selector
Selector
Note The internal oscillation clock is selected when the watchdog timer 2 overflows during the oscillation
stabilization time.
Remark f
X: Main clock oscillation frequency
f
XX: Main clock frequency
f
CLK: Internal system clock frequency
f
XT: Subclock frequency
f
CPU: CPU clock frequency
f
BRG: Watch timer clock frequency
f
R: Internal oscillation clock frequency
fCAN: CAN clock frequency
CHAPTER 6 CLOCK GENERATION FUNCTION
User’s Manual U16541EJ5V1UD 213
(1) Main clock oscillator
The main resonator oscillates the following frequencies (fX).
• In clock-through mode
V850ES/SG2: fX = 2.5 to 10 MHz
V850ES/SG2-H: fX = 2.5 to 8 MHz
• In PLL mode
V850ES/SG2: fX = 2.5 to 5 MHz
V850ES/SG2-H: fX = 2.5 to 5 MHz (×4)
f
X = 2.5 to 4 MHz (×8)
(2) Subclock oscillator
The sub-resonator oscillates a frequency of 32.768 kHz (fXT).
(3) Main clock oscillator stop control
This circuit generates a control signal that stops oscillation of the main clock oscillator.
Oscillation of the main clock oscillator is stopped in the STOP mode or when the PCC.MCK bit = 1 (valid only
when the PCC.CLS bit = 1).
(4) Internal oscillator
Oscillates a frequency (fR) of 200 kHz (TYP.).
(5) Prescaler 1
This prescaler generates the clock (fXX to fXX/1,024) to be supplied to the following on-chip peripheral functions:
TMP0 to TMP5, TMQ0, TMM0, CSIB0 to CSIB4, UARTA0 to UARTA2, I2C00 to I2C02Note 1, ADC, WDT2,
CAN0Note 2 and IEBusNote 3
Notes 1. I
2C bus versions (Y products) only
2. CAN controller versions only
3. IEBus versions only
(6) Prescaler 2
This circuit divides the main clock (fXX).
The clock generated by prescaler 2 (fXX to fXX/32) is supplied to the selector that generates the CPU clock
(fCPU) and internal system clock (fCLK).
fCLK is the clock supplied to the INTC, ROM correction, ROM, and RAM blocks, and can be output from the
CLKOUT pin.
(7) Prescaler 3
This circuit divides the clock generated by the main clock oscillator (fX) to a specific frequency (32.768 kHz)
and supplies that clock to the watch timer block.
For details, see CHAPTER 10 WATCH TIMER FUNCTIONS.
<R>
<R>
<R>
CHAPTER 6 CLOCK GENERATION FUNCTION
User’s Manual U16541EJ5V1UD
214
(8) PLL
This circuit multiplies the clock generated by the main clock oscillator (fX) by ×4 or ×8.
It operates in two modes: clock-through mode in which fX is output as is, and PLL mode in which a multiplied
clock is output. These modes can be selected by using the PLLCTL.SELPLL bit.
Whether the clock is multiplied by ×4 or ×8 is selected by the CKC.CKDIV0 bit, and PLL is started or stopped
by the PLLCTL.PLLON bit.
6.3 Registers
(1) Processor clock control register (PCC)
The PCC register is a special register. Data can be written to this register only in combination of specific
sequences (see 3.4.8 Special registers).
This register can be read or written in 8-bit or 1-bit units.
Reset input sets this register to 03H.
CHAPTER 6 CLOCK GENERATION FUNCTION
User’s Manual U16541EJ5V1UD 215
FRC
Used
Not used
FRC
0
1
Use of subclock on-chip feedback resistor
PCC MCK MFRC CLS
Note
CK3 CK2 CK1 CK0
Oscillation enabled
Oscillation stopped
MCK
0
1
Main clock oscillator control
Used
Not used
MFRC
0
1
Use of main clock on-chip feedback resistor
After reset: 03H R/W Address: FFFFF828H
Main clock operation
Subclock operation
CLS
Note
0
1
Status of CPU clock (f
CPU
)
< > < > < >
f
XX
f
XX
/2
f
XX
/4
f
XX
/8
f
XX
/16
f
XX
/32
Setting prohibited
f
XT
CK2
0
0
0
0
1
1
1
×
Clock selection (f
CLK
/f
CPU
)CK1
0
0
1
1
0
0
1
×
CK0
0
1
0
1
0
1
×
×
CK3
0
0
0
0
0
0
0
1
Even if the MCK bit is set (1) while the system is operating with the main clock as
the CPU clock, the operation of the main clock does not stop. It stops after the
CPU clock has been changed to the subclock.
Before setting the MCK bit from 0 to 1, stop the on-chip peripheral functions
operating with the main clock.
When the main clock is stopped and the device is operating with the subclock,
clear (0) the MCK bit and secure the oscillation stabilization time by software
before switching the CPU clock to the main clock or operating the on-chip
peripheral functions.
•
•
•
Note The CLS bit is a read-only bit.
Cautions 1. Do not change the CPU clock (by using the CK3 to CK0 bits) while CLKOUT is being
output.
2. Use a bit manipulation instruction to manipulate the CK3 bit. When using an 8-bit
manipulation instruction, do not change the set values of the CK2 to CK0 bits.
Remark ×: don’t care
CHAPTER 6 CLOCK GENERATION FUNCTION
User’s Manual U16541EJ5V1UD
216
(a) Example of setting main clock operation → subclock operation
<1> CK3 bit ← 1: Use of a bit manipulation instruction is recommended. Do not change the CK2
to CK0 bits.
<2> Subclock operation: Read the CLS bit to check if subclock operation has started. It takes the
following time after the CK3 bit is set until subclock operation is started.
Max.: 1/fXT (1/subclock frequency)
<3> MCK bit ← 1: Set the MCK bit to 1 only when stopping the main clock.
Cautions 1. When stopping the main clock, stop the PLL. Also stop the operations of the on-chip
peripheral functions operating with the main clock.
2. If the following conditions are not satisfied, change the CK2 to CK0 bits so that the
conditions are satisfied, then change to the subclock operation mode.
Internal system clock (fCLK) > Subclock (fXT: 32.768 kHz) × 4
Remark Internal system clock (fCLK): Clock generated from the main clock (fXX) by setting bits CK2 to
CK0
[Description example]
_DMA_DISABLE:
clrl 0, DCHCn[r0] -- DMA operation disabled. n = 0 to 3
<1> _SET_SUB_RUN :
st.b r0, PRCMD[r0]
set1 3, PCC[r0] -- CK3 bit ← 1
<2> _CHECK_CLS :
tst1 4, PCC[r0] -- Wait until subclock operation starts.
bz _CHECK_CLS
<3> _STOP_MAIN_CLOCK :
st.b r0, PRCMD[r0]
set1 6, PCC[r0] -- MCK bit ← 1, main clock is stopped.
_DMA_ENABLE:
setl 0, DCHCn[r0] -- DMA operation enabled. n = 0 to 3
Remark The description above is simply an example. Note that in <2> above, the CLS bit is read in a
closed loop.
CHAPTER 6 CLOCK GENERATION FUNCTION
User’s Manual U16541EJ5V1UD 217
(b) Example of setting subclock operation → main clock operation
<1> MCK bit ← 1: Main clock starts oscillating
<2> Insert waits by the program and wait until the oscillation stabilization time of the main clock elapses.
<3> CK3 bit ← 1: Use of a bit manipulation instruction is recommended. Do not change the
CK2 to CK0 bits.
<4> Main clock operation: It takes the following time after the CK3 bit is set until main clock operation
is started.
Max.: 1/fXT (1/subclock frequency)
Therefore, insert one NOP instruction immediately after setting the CK3 bit
to 0 or read the CLS bit to check if main clock operation has started.
Caution Enable operation of the on-chip peripheral functions operating with the main clock only
after the oscillation of the main clock stabilizes. If their operations are enabled before
the lapse of the oscillation stabilization time, a malfunction may occur.
[Description example]
_DMA_DISABLE:
clrl 0, DCHCn[r0] -- DMA operation disabled. n = 0 to 3
<1> _START_MAIN_OSC :
st.b r0, PRCMD[r0] -- Release of protection of special registers
clr1 6, PCC[r0] -- Main clock starts oscillating.
<2> movea 0x55, r0, r11 -- Wait for oscillation stabilization time.
_WAIT_OST :
nop
nop
nop
addi -1, r11, r11
cmp r0, r11
bne _WAIT_OST
<3> st.b r0, PRCMD[r0]
clr1 3, PCC[r0] -- CK3 ← 0
<4> _CHECK_CLS :
tst1 4, PCC[r0] -- Wait until main clock operation starts.
bnz _CHECK_CLS
_DMA_ENABLE:
setl 0, DCHCn[r0] -- DMA operation enabled. n = 0 to 3
Remark The description above is simply an example. Note that in <4> above, the CLS bit is read in a
closed loop.
CHAPTER 6 CLOCK GENERATION FUNCTION
User’s Manual U16541EJ5V1UD
218
(2) Internal oscillation mode register (RCM)
The RCM register is an 8-bit register that sets the operation mode of the internal oscillator.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
0RCM 0 0 0
00
0 RSTOP
Internal oscillator oscillating
Internal oscillator stopped
RSTOP
0
1
Oscillation/stop of internal oscillator
After reset: 00H R/W Address: FFFFF80CH
< >
Cautions 1. The internal oscillator cannot be stopped while the CPU is operating on the internal
oscillation clock (CCLS.CCLSF bit = 1). Do not set the RSTOP bit to 1.
2. The internal oscillator oscillates if the CCLS.CCLSF bit is set to 1 (when WDT overflow
occurs during oscillation stabilization) even when the RSTOP bit is set to 1. At this
time, the RSTOP bit remains being set to 1.
(3) CPU operation clock status register (CCLS)
The CCLS register indicates the status of the CPU operation clock.
This register is read-only, in 8-bit or 1-bit units.
Reset sets this register to 00H.
0CCLS 0 0 0 0 0 0 CCLSF
After reset: 00H
Note
R Address: FFFFF82EH
Operating on main clock (f
X
) or subclock (f
XT
).
Operating on internal oscillation clock (f
R
).
CCLSF
0
1
CPU operation clock status
Note If WDT overflow occurs during oscillation stabilization after a reset is released, the CPU operates on
the internal oscillation clock (fR). At this time, the CCLSF bit is set to 1 and the reset value is 01H.
<R>
CHAPTER 6 CLOCK GENERATION FUNCTION
User’s Manual U16541EJ5V1UD 219
6.4 Operation
6.4.1 Operation of each clock
The following table shows the operation status of each clock.
Table 6-1. Operation Status of Each Clock
PCC Register
CLK Bit = 0, MCK Bit = 0 CLS Bit = 1,
MCK Bit = 0
CLS Bit = 1,
MCK Bit = 1
Register Setting and
Operation Status
Target Clock
During
Reset
During
Oscillation
Stabilization
Time Count
HALT
Mode
IDLE1,
IDLE2
Mode
STOP
Mode
Subclock
Mode
Sub-IDLE
Mode
Subclock
Mode
Sub-IDLE
Mode
Main clock oscillator (fX) × √ √ √ × √ √ × ×
Subclock oscillator (fXT) √ √ √ √ √ √ √ √ √
CPU clock (fCPU) × × × × × √ × √ ×
Internal system clock (fCLK) × × √ × × √ × √ ×
Main clock (in PLL mode, fXX) × √Note √ × × √ √ × ×
Peripheral clock (fXX to fXX/1,024) × × √ × × √ × × ×
WT clock (main) × √ √ √ × √ √ × ×
WT clock (sub) √ √ √ √ √ √ √ √ √
WDT2 clock (internal oscillation) × √ √ √ √ √ √ √ √
WDT2 clock (main) × × √ × × √ × × ×
WDT2 clock (sub) √ √ √ √ √ √ √ √ √
Note Lockup time
Remark √: Operable
×: Stopped
6.4.2 Clock output function
The clock output function is used to output the internal system clock (fCLK) from the CLKOUT pin.
The internal system clock (fCLK) is selected by using the PCC.CK3 to PCC.CK0 bits.
The CLKOUT pin functions alternately as the PCM1 pin and functions as a clock output pin if so specified by the
control register of port CM.
The status of the CLKOUT pin is the same as the internal system clock in Table 6-1 and the pin can output the
clock when it is in the operable status. It outputs a low level in the stopped status. However, the CLKOUT pin is in
the port mode (PCM1 pin: input mode) after reset and until it is set in the output mode. Therefore, the status of the pin
is Hi-Z.
CHAPTER 6 CLOCK GENERATION FUNCTION
User’s Manual U16541EJ5V1UD
220
6.5 PLL Function
6.5.1 Overview
In the V850ES/SG2 and V850ES/SG2-H, an operating clock that is 4 or 8 times higher than the oscillation
frequency output by the PLL function or the clock-through mode can be selected as the operating clock of the CPU
and on-chip peripheral functions.
• V850ES/SG2
When PLL function is used: Input clock = 2.5 to 5 MHz (output: 10 to 20 MHz)
Clock-through mode: Input clock = 2.5 to 10 MHz (output: 2.5 to 10 MHz)
• V850ES/SG2-H
When PLL function is used (×4): Input clock = 2.5 to 5 MHz (output: 10 to 20 MHz)
When PLL function is used (×8): Input clock = 2.5 to 4 MHz (output: 20 to 32 MHz)
Clock-through mode: Input clock = 2.5 to 8 MHz (output: 2.5 to 8 MHz)
6.5.2 Registers
(1) PLL control register (PLLCTL)
The PLLCTL register is an 8-bit register that controls the PLL function.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 01H.
0PLLCTL 0 0 0
00
SELPLL PLLON
PLL stopped
PLL operating
(After PLL operation starts, a lockup time is required for frequency stabilization)
PLLON
0
1
PLL operation stop register
Clock-through mode
PLL mode
SELPLL
0
1
CPU operation clock selection register
After reset: 01H R/W Address: FFFFF82CH
< > < >
Cautions 1. To stop the PLL operation, first set the clock through mode (SELPLL bit = 0), wait for
at least 8 clocks, and then stop the PLL (PLLON bit = 0). When the PLLON bit is
cleared to 0, the SELPLL bit is automatically cleared to 0 (clock-through mode), but be
sure to stop the PLL in the above procedure.
2. The SELPLL bit can be set to 1 only when the PLL clock frequency is stabilized. If not
(unlocked), “0” is written to the SELPLL bit if data is written to it.
<R>
<R>
<R>
CHAPTER 6 CLOCK GENERATION FUNCTION
User’s Manual U16541EJ5V1UD 221
(2) Clock control register (CKC)
The CKC register is a special register. Data can be written to this register only in a combination of specific
sequence (see 3.4.8 Special registers).
The CKC register controls the internal system clock in the PLL mode.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 0AH.
0CKC 0 0 0 1 0 1 CKDIV0
After reset: 0AH R/W Address: FFFFF822H
f
XX
= 4 × f
X
(f
X
= 2.5 to 5.0 MHz)
CKDIV0
0
1
Internal system clock (f
XX
) in PLL mode
V850ES/SG2: f
XX
= 8 × f
X
(f
X
= 2.5 MHz)
V850ES/SG2-H: f
XX
= 8 × f
X
(f
X
= 2.5 to 4.0 MHz)
Cautions 1. The PLL mode cannot be used in case of the following oscillation frequency.
• V850ES/SG2: 5.0 MHz < fX ≤ 10.0 MHz
• V850ES/SG2-H: 5.0 MHz < fX ≤ 8.0 MHz
2. Before changing the multiplication factor between 4 and 8 by using the CKC register,
set the clock-through mode and stop the PLL.
3. Be sure to set bits 3 and 1 to “1” and clear bits 7 to 4 and 2 to “0”.
Remark Both the CPU clock and peripheral clock are divided by the CKC register, but only the CPU clock
is divided by the PCC register.
<R>
<R>
CHAPTER 6 CLOCK GENERATION FUNCTION
User’s Manual U16541EJ5V1UD
222
(3) Lock register (LOCKR)
Phase lock occurs at a given frequency following power application or immediately after the STOP mode is
released, and the time required for stabilization is the lockup time (frequency stabilization time). This state
until stabilization is called the lockup status, and the stabilized state is called the locked status.
The LOCKR register includes a LOCK bit that reflects the PLL frequency stabilization status.
This register is read-only, in 8-bit or 1-bit units.
Reset sets this register to 00H.
0LOCKR 0 0 0
00
0 LOCK
Locked status
Unlocked status
LOCK
0
1
PLL lock status check
After reset: 00H R Address: FFFFF824H
< >
Caution The LOCK register does not reflect the lock status of the PLL in real time. The set/clear
conditions are as follows.
[Set conditions]
• Upon system resetNote
• In IDLE2 or STOP mode
• Upon setting of PLL stop (clearing of PLLCTL.PLLON bit to 0)
• Upon stopping main clock and using CPU with subclock (setting of PCC.CK3 bit to 1 and setting of
PCC.MCK bit to 1)
Note This register is set to 01H by reset and cleared to 00H after the reset has been released and the
oscillation stabilization time has elapsed.
[Clear conditions]
• Upon overflow of oscillation stabilization time following reset release (OSTS register default time (see
24.2 (3) Oscillation stabilization time select register (OSTS)))
• Upon oscillation stabilization timer overflow (time set by OSTS register) following STOP mode release,
when the STOP mode was set in the PLL operating status
• Upon PLL lockup time timer overflow (time set by PLLS register) when the PLLCTL.PLLON bit is
changed from 0 to 1
• After the setup time inserted upon release of the IDLE2 mode is released (time set by the OSTS
register) when the IDLE2 mode is set during PLL operation.
CHAPTER 6 CLOCK GENERATION FUNCTION
User’s Manual U16541EJ5V1UD 223
(4) PLL lockup time specification register (PLLS)
The PLLS register is an 8-bit register used to select the PLL lockup time when the PLLCTL.PLLON bit is
changed from 0 to 1.
This register can be read or written in 8-bit units.
Reset sets this register to 03H.
0
2
10
/f
X
2
11
f
X
2
12
/f
X
2
13
/f
X
(default value)
PLLS1
0
0
1
1
PLLS0
0
1
0
1
Selection of PLL lockup time
PLLS 0 0 0 0 0 PLLS1 PLLS0
After reset: 03H R/W Address: FFFFF6C1H
Cautions 1. Set so that the lockup time is 800
μ
s or longer.
2. Do not change the PLLS register setting during the lockup period.
6.5.3 Usage
(1) When PLL is used
• After the reset signal has been released, the PLL operates (PLLCTL.PLLON bit = 1), but because the default
mode is the clock-through mode (PLLCTL.SELPLL bit = 0), select the PLL mode (SELPLL bit = 1).
• To enable PLL operation, first set the PLLON bit to 1, and then set the SELPLL bit to 1 after the
LOCKR.LOCK bit = 0. To stop the PLL, first select the clock-through mode (SELPLL bit = 0), wait for 8
clocks or more, and then stop the PLL (PLLON bit = 0).
• The PLL stops during transition to IDLE2 or STOP mode regardless of the setting and is restored from
IDLE2 or STOP mode to the status before transition. The time required for restoration is as follows.
(a) To set the IDLE2/STOP mode in clock through mode
• STOP mode: Set the OSTS register so that the oscillation stabilization time is 1 ms (MIN.) or more.
• IDLE2 mode: Set the OSTS register so that the setup time is 350
μ
s (MIN.) or more.
(b) To set IDLE2/STOP mode in PLL operation mode
• STOP mode: Set the OSTS register so that the oscillation stabilization time is 1 ms (MIN.) or more.
• IDLE2 mode: Set the OSTS register so that the setup time is 800
μ
s (MIN.) or more.
When shifting to the IDLE1 mode, the PLL does not stop. Stop the PLL if necessary.
(2) When PLL is not used
• The clock-through mode (SELPLL bit = 0) is selected after the reset signal has been released, but the PLL is
operating (PLLON bit = 1) and must therefore be stopped (PLLON bit = 0).
<R>
User’s Manual U16541EJ5V1UD
224
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
Timer P (TMP) is a 16-bit timer/event counter.
The V850ES/SG2 and V850ES/SG2-H have six timer/event counter channels, TMP0 to TMP5.
7.1 Overview
An outline of TMPn is shown below.
• Clock selection: 8 ways
• Capture/trigger input pins: 2
• External event count input pins: 1
• External trigger input pins: 1
• Timer/counters: 1
• Capture/compare registers: 2
• Capture/compare match interrupt request signals: 2
• Overflow interrupt request signals: 1
• Timer output pins: 2
Remark n = 0 to 5
7.2 Functions
TMPn has the following functions.
• Interval timer
• External event counter
• External trigger pulse output
• One-shot pulse output
• PWM output
• Free-running timer
• Pulse width measurement
Remark n = 0 to 5
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 225
7.3 Configuration
TMPn includes the following hardware.
Table 7-1. Configuration of TMPn
Item Configuration
Timer register 16-bit counter × 1 each
Registers TMPn capture/compare registers 0, 1 (TPnCCR0, TPnCCR1)
TMPn counter read buffer register (TPnCNT)
CCR0, CCR1 buffer registers
Timer inputs 2 (TIPn0Note 1, TIPn1 pins)
Timer outputs 2 (TOPn0, TOPn1 pins)
Control registersNote 2 TMPn control registers 0, 1 (TPnCTL0, TPnCTL1)
TMPn I/O control registers 0 to 2 (TPnIOC0 to TPnIOC2)
TMPn option register 0 (TPnOPT0)
Notes 1. The TIPn0 pin functions alternately as a capture trigger input signal, external event count input signal,
and external trigger input signal.
2. When using the functions of the TIPn0, TIPn1, TOPn0, and TOPn1 pins, see Table 4-15 Using Port
Pin as Alternate-Function Pin.
Remark n = 0 to 5
Figure 7-1. Block Diagram of TMPn
f
XX
f
XX
/2
f
XX
/4
f
XX
/8
f
XX
/16
f
XX
/32
f
XX
/64
Note 1
, f
XX
/256
Note 2
f
XX
/128
Note 1
, f
XX
/512
Note 2
Selector
Internal bus
Internal bus
TOPn0
TOPn1
TIPn0
TIPn1
Selector
Edge
detector
CCR0
buffer
register CCR1
buffer
register
TPnCCR0
TPnCCR1
16-bit counter
TPnCNT
INTTPnOV
INTTPnCC0
INTTPnCC1
Output
controller
Clear
Notes 1. TMP0, TMP2, TMP4
2. TMP1, TMP3, TMP5
Remark f
XX: Main clock frequency
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
226
(1) 16-bit counter
This 16-bit counter can count internal clocks or external events.
The count value of this counter can be read by using the TPnCNT register.
When the TPnCTL0.TPnCE bit = 0, the value of the 16-bit counter is FFFFH. If the TPnCNT register is read at
this time, 0000H is read.
Reset sets the TPnCE bit to 0.
(2) CCR0 buffer register
This is a 16-bit compare register that compares the count value of the 16-bit counter.
When the TPnCCR0 register is used as a compare register, the value written to the TPnCCR0 register is
transferred to the CCR0 buffer register. When the count value of the 16-bit counter matches the value of the
CCR0 buffer register, a compare match interrupt request signal (INTTPnCC0) is generated.
The CCR0 buffer register cannot be read or written directly.
The CCR0 buffer register is cleared to 0000H after reset, as the TPnCCR0 register is cleared to 0000H.
(3) CCR1 buffer register
This is a 16-bit compare register that compares the count value of the 16-bit counter.
When the TPnCCR1 register is used as a compare register, the value written to the TPnCCR1 register is
transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the
CCR1 buffer register, a compare match interrupt request signal (INTTPnCC1) is generated.
The CCR1 buffer register cannot be read or written directly.
The CCR1 buffer register is cleared to 0000H after reset, as the TPnCCR1 register is cleared to 0000H.
(4) Edge detector
This circuit detects the valid edges input to the TIPn0 and TIPn1 pins. No edge, rising edge, falling edge, or
both the rising and falling edges can be selected as the valid edge by using the TPnIOC1 and TPnIOC2
registers.
(5) Output controller
This circuit controls the output of the TOPn0 and TOPn1 pins. The output controller is controlled by the
TPnIOC0 register.
(6) Selector
This selector selects the count clock for the 16-bit counter. Eight types of internal clocks or an external event
can be selected as the count clock.
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 227
7.4 Registers
The registers that control TMPn are as follows.
• TMPn control register 0 (TPnCTL0)
• TMPn control register 1 (TPnCTL1)
• TMPn I/O control register 0 (TPnIOC0)
• TMPn I/O control register 1 (TPnIOC1)
• TMPn I/O control register 2 (TPnIOC2)
• TMPn option register 0 (TPnOPT0)
• TMPn capture/compare register 0 (TPnCCR0)
• TMPn capture/compare register 1 (TPnCCR1)
• TMPn counter read buffer register (TPnCNT)
Remarks 1. When using the functions of the TIPn0, TIPn1,TOPn0, and TOPn1 pins, see Table 4-15 Using Port
Pin as Alternate-Function Pin.
2. n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
228
(1) TMPn control register 0 (TPnCTL0)
The TPnCTL0 register is an 8-bit register that controls the operation of TMPn.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
The same value can always be written to the TPnCTL0 register by software.
TPnCE
TMPn operation disabled (TMPn reset asynchronously
Note
).
TMPn operation enabled. TMPn operation started.
TPnCE
0
1
TMPn operation control
TPnCTL0
(n = 0 to 5)
0 0 0 0 TPnCKS2 TPnCKS1 TPnCKS0
654321
After reset: 00H R/W Address: TP0CTL0 FFFFF590H, TP1CTL0 FFFFF5A0H,
TP2CTL0 FFFFF5B0H, TP3CTL0 FFFFF5C0H,
TP4CTL0 FFFFF5D0H, TP5CTL0 FFFFF5E0H
<7> 0
f
XX
f
XX
/2
f
XX
/4
f
XX
/8
f
XX
/16
f
XX
/32
f
XX
/64
f
XX
/128
f
XX
/256
f
XX
/512
TPnCKS2
0
0
0
0
1
1
1
1
Internal count clock selection
n = 0, 2, 4 n = 1, 3, 5
TPnCKS1
0
0
1
1
0
0
1
1
TPnCKS0
0
1
0
1
0
1
0
1
Note The TPnOPT0.TPnOVF bit and 16-bit counter are reset at the same time. In addition, the timer
output pins (TOPn0 and TOPn1 pins) are reset to the status set by the TPnIOC0 register when the
16-bit counter is reset.
Cautions 1. Set the TPnCKS2 to TPnCKS0 bits when the TPnCE bit = 0.
When the value of the TPnCE bit is changed from 0 to 1, the TPnCKS2 to TPnCKS0 bits
can be set simultaneously.
2. Be sure to clear bits 3 to 6 to “0”.
Remark f
XX: Main clock frequency
(2) TMPn control register 1 (TPnCTL1)
The TPnCTL1 register is an 8-bit register that controls the operation of TMPn.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 229
0
TPnEST
0
1
Software trigger control
TPnCTL1
(n = 0 to 5)
TPnEST TPnEEE 0 0 TPnMD2 TPnMD1 TPnMD0
<6> <5> 4 3 2 1
After reset: 00H R/W Address: TP0CTL1 FFFFF591H, TP1CTL1 FFFFF5A1H,
TP2CTL1 FFFFF5B1H, TP3CTL1 FFFFF5C1H,
TP4CTL1 FFFFF5D1H, TP5CTL1 FFFFF5E1H
Generate a valid signal for external trigger input.
• In one-shot pulse output mode:
A one-shot pulse is output with writing 1 to the TPnEST bit as the trigger.
• In external trigger pulse output mode:
A PWM waveform is output with writing 1 to the TPnEST bit as the trigger.
Disable operation with external event count input (TIPn0 pin).
(Perform counting with the count clock selected by the TPnCTL0.TPnCKS0
to TPnCKS2 bits.)
TPnEEE
0
1
Count clock selection
The TPnEEE bit selects whether counting is performed with the internal count clock
or the valid edge of the external event count input.
7 0
Interval timer mode
External event count mode
External trigger pulse output mode
One-shot pulse output mode
PWM output mode
Free-running timer mode
Pulse width measurement mode
Setting prohibited
TPnMD2
0
0
0
0
1
1
1
1
Timer mode selection
TPnMD1
0
0
1
1
0
0
1
1
TPnMD0
0
1
0
1
0
1
0
1
Enable operation with external event count input (TIPn0 pin).
(Perform counting at the valid edge of the external event count input
signal (TIPn0 pin).)
−
The read value of the TPnEST bit is always 0.
Cautions 1. The TPnEST bit is valid only in the external trigger pulse output mode or the one-shot
pulse output mode. In any other mode, writing 1 to this bit is ignored.
2. External event count input is selected in the external event count mode regardless of
the value of the TPnEEE bit.
3. Set the TPnEEE and TPnMD2 to TPnMD0 bits when the TPnCTL0.TPnCE bit = 0. (The
same value can be written when the TPnCE bit = 1.) The operation is not guaranteed
when rewriting is performed with the TPnCE bit = 1. If rewriting was mistakenly
performed, clear the TPnCE bit to 0 and then set the bits again.
4. Be sure to clear bits 3, 4, and 7 to “0”.
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
230
(3) TMPn I/O control register 0 (TPnIOC0)
The TPnIOC0 register is an 8-bit register that controls the timer output (TOPn0, TOPn1 pins).
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 231
0
TPnOL1
0
1
TOPn1 pin output level settingNote
TOPn1 pin high level start
TOPn1 pin low level start
TPnIOC0
(n = 0 to 5)
0 0 0 TPnOL1 TPnOE1 TPnOL0 TPnOE0
6543<2>1
After reset: 00H R/W Address: TP0IOC0 FFFFF592H, TP1IOC0 FFFFF5A2H,
TP2IOC0 FFFFF5B2H, TP3IOC0 FFFFF5C2H,
TP4IOC0 FFFFF5D2H, TP5IOC0 FFFFF5E2H
TPnOE1
0
1
TOPn1 pin output setting
Timer output disabled
• When TPnOL1 bit = 0: Low level is output from the TOPn1 pin
• When TPnOL1 bit = 1: High level is output from the TOPn1 pin
TPnOL0
0
1
TOPn0 pin output level settingNote
TOPn0 pin high level start
TOPn0 pin low level start
TPnOE0
0
1
TOPn0 pin output setting
Timer output disabled
• When TPnOL0 bit = 0: Low level is output from the TOPn0 pin
• When TPnOL0 bit = 1: High level is output from the TOPn0 pin
7 <0>
Timer output enabled (a pulse is output from the TOPn1 pin).
Timer output enabled (a pulse is output from the TOPn0 pin).
Note The output level of the timer output pins (TOPn0, TOPn1) specified by the TPnOLm bit is shown
below (m = 0, 1).
TPnCE bit
TOPnm pin output
16-bit counter
• When TPnOLm bit = 0
TPnCE bit
TOPnm pin output
16-bit counter
• When TPnOLm bit = 1
Cautions 1. The pin output changes if the setting of the TPnIOC0 register is rewritten when the port
is set to output TOPn0 and TOPn1. Therefore, note changes in the pin status by setting
the port to the input mode and making the output status of the pins a high-impedance
state.
2. Rewrite the TPnOL1, TPnOE1, TPnOL0, and TPnOE0 bits when the TPnCTL0.TPnCE bit
= 0. (The same value can be written when the TPnCE bit = 1.) If rewriting was
mistakenly performed, clear the TPnCE bit to 0 and then set the bits again.
3. Even if the TPnOLm bit is manipulated when the TPnCE and TPnOEm bits are 0, the
TOPnm pin output level varies (m = 0, 1).
<R>
<R>
<R>
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
232
(4) TMPn I/O control register 1 (TPnIOC1)
The TPnIOC1 register is an 8-bit register that controls the valid edge of the capture trigger input signals (TIPn0,
TIPn1 pins).
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
0
TPnIS3
0
0
1
1
TPnIS2
0
1
0
1
Capture trigger input signal (TIPn1 pin) valid edge setting
No edge detection (capture operation invalid)
Detection of rising edge
Detection of falling edge
Detection of both edges
TPnIOC1
(n = 0 to 5)
0 0 0 TPnIS3 TPnIS2 TPnIS1 TPnIS0
654321
After reset: 00H R/W Address: TP0IOC1 FFFFF593H, TP1IOC1 FFFFF5A3H,
TP2IOC1 FFFFF5B3H, TP3IOC1 FFFFF5C3H,
TP4IOC1 FFFFF5D3H, TP5IOC1 FFFFF5E3H
TPnIS1
0
0
1
1
TPnIS0
0
1
0
1
Capture trigger input signal (TIPn0 pin) valid edge setting
No edge detection (capture operation invalid)
Detection of rising edge
Detection of falling edge
Detection of both edges
7 0
Cautions 1. Rewrite the TPnIS3 to TPnIS0 bits when the TPnCTL0.TPnCE bit = 0. (The same value
can be written when the TPnCE bit = 1.) If rewriting was mistakenly performed, clear
the TPnCE bit to 0 and then set the bits again.
2. The TPnIS3 to TPnIS0 bits are valid only in the free-running timer mode (only when
TPnOPT0.TPnCCS1, TPnCCS0 bits = 11) and the pulse width measurement mode. In all
other modes, a capture operation is not possible.
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 233
(5) TMPn I/O control register 2 (TPnIOC2)
The TPnIOC2 register is an 8-bit register that controls the valid edge of the external event count input signal
(TIPn0 pin) and external trigger input signal (TIPn0 pin).
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
0
TPnEES1
0
0
1
1
TPnEES0
0
1
0
1
External event count input signal (TIPn0 pin) valid edge setting
No edge detection (external event count invalid)
Detection of rising edge
Detection of falling edge
Detection of both edges
TPnIOC2
(n = 0 to 5)
0 0 0 TPnEES1 TPnEES0 TPnETS1 TPnETS0
654321
After reset: 00H R/W Address: TP0IOC2 FFFFF594H, TP1IOC2 FFFFF5A4H,
TP2IOC2 FFFFF5B4H, TP3IOC2 FFFFF5C4H,
TP4IOC2 FFFFF5D4H, TP5IOC2 FFFFF5E4H
TPnETS1
0
0
1
1
TPnETS0
0
1
0
1
External trigger input signal (TIPn0 pin) valid edge setting
No edge detection (external trigger invalid)
Detection of rising edge
Detection of falling edge
Detection of both edges
7 0
Cautions 1. Rewrite the TPnEES1, TPnEES0, TPnETS1, and TPnETS0 bits when the TPnCTL0.TPnCE
bit = 0. (The same value can be written when the TPnCE bit = 1.) If rewriting was
mistakenly performed, clear the TPnCE bit to 0 and then set the bits again.
2. The TPnEES1 and TPnEES0 bits are valid only when the TPnCTL1.TPnEEE bit = 1 or
when the external event count mode (TPnCTL1.TPnMD2 to TPnCTL1.TPnMD0 bits =
001) has been set.
3. The TPnETS1 and TPnETS0 bits are valid only when the external trigger pulse output
mode (TPnCTL1.TPnMD2 to TPnCTL1.TPnMD0 bits = 010) or the one-shot pulse output
mode (TPnCTL1.TPnMD2 to TPnCTL1.TPnMD0 = 011) is set.
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
234
(6) TMPn option register 0 (TPnOPT0)
The TPnOPT0 register is an 8-bit register used to set the capture/compare operation and detect an overflow.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
0
TPnCCS1
0
1
TPnCCR1 register capture/compare selection
The TPnCCS1 bit setting is valid only in the free-running timer mode.
Compare register selected
Capture register selected (cleared by setting TPnCTL0.TPnCE bit = 0)
TPnOPT0
(n = 0 to 5)
0 TPnCCS1 TPnCCS0 0 0 0 TPnOVF
654321
After reset: 00H R/W Address: TP0OPT0 FFFFF595H, TP1OPT0 FFFFF5A5H,
TP2OPT0 FFFFF5B5H, TP3OPT0 FFFFF5C5H,
TP4OPT0 FFFFF5D5H, TP5OPT0 FFFFF5E5H
TPnCCS0
0
1
TPnCCR0 register capture/compare selection
The TPnCCS0 bit setting is valid only in the free-running timer mode.
Compare register selected
Capture register selected (cleared by setting TPnCTL0.TPnCE bit = 0)
TPnOVF
Set (1)
Reset (0)
TMPn overflow detection flag
• The TPnOVF bit is set to 1 when the 16-bit counter count value overflows from
FFFFH to 0000H in the free-running timer mode or the pulse width measurement
mode.
• An overflow interrupt request signal (INTTPnOV) is generated at the same time
that the TPnOVF bit is set to 1. The INTTPnOV signal is not generated in modes
other than the free-running timer mode and the pulse width measurement mode.
• The TPnOVF bit is not cleared to 0 even when the TPnOVF bit or the TPnOPT0
register are read when the TPnOVF bit = 1.
• Before clearing the TPnOVF bit to 0 after the INTTPnOV signal has been
generated, be sure to confirm (read) that the TPnOVF bit is set to 1.
• The TPnOVF bit can be both read and written, but the TPnOVF bit cannot be set
to 1 by software. Writing 1 has no influence on the operation of TMPn.
Overflow occurred
TPnOVF bit 0 written or TPnCTL0.TPnCE bit = 0
7 <0>
Cautions 1. Rewrite the TPnCCS1 and TPnCCS0 bits when the TPnCE bit = 0. (The same value can
be written when the TPnCE bit = 1.) If rewriting was mistakenly performed, clear the
TPnCE bit to 0 and then set the bits again.
2. Be sure to clear bits 1 to 3, 6, and 7 to “0”.
<R>
<R>
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 235
(7) TMPn capture/compare register 0 (TPnCCR0)
The TPnCCR0 register is a 16-bit register that can be used as a capture register or a compare register
depending on the mode.
This register can be used as a capture register or a compare register only in the free-running timer mode,
depending on the setting of the TPnOPT0.TPnCCS0 bit. In the pulse width measurement mode, the TPnCCR0
register can be used only as a capture register. In any other mode, this register can be used only as a
compare register.
The TPnCCR0 register can be read or written during operation.
This register can be read or written in 16-bit units.
Reset sets this register to 0000H.
Caution Accessing the TPnCCR0 register is prohibited in the following statuses. For details, see 3.4.9
(2) Accessing specific on-chip peripheral I/O registers.
• When the CPU operates with the subclock and the main clock oscillation is stopped
• When the CPU operates with the internal oscillation clock
TPnCCR0
(n = 0 to 5)
12 10 8 6 4 2
After reset: 0000H R/W Address: TP0CCR0 FFFFF596H, TP1CCR0 FFFFF5A6H,
TP2CCR0 FFFFF5B6H, TP3CCR0 FFFFF5C6H,
TP4CCR0 FFFFF5D6H, TP5CCR0 FFFFF5E6H
14 0
13 11 9 7 5 3
15 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
236
(a) Function as compare register
The TPnCCR0 register can be rewritten even when the TPnCTL0.TPnCE bit = 1.
The set value of the TPnCCR0 register is transferred to the CCR0 buffer register. When the value of the
16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal
(INTTPnCC0) is generated. If TOPn0 pin output is enabled at this time, the output of the TOPn0 pin is
inverted.
When the TPnCCR0 register is used as a cycle register in the interval timer mode, external event count
mode, external trigger pulse output mode, one-shot pulse output mode, or PWM output mode, the value of
the 16-bit counter is cleared (0000H) if its count value matches the value of the CCR0 buffer register.
The compare register is not cleared when the TPnCTL0.TPnCE bit = 0.
(b) Function as capture register
When the TPnCCR0 register is used as a capture register in the free-running timer mode, the count value
of the 16-bit counter is stored in the TPnCCR0 register if the valid edge of the capture trigger input pin
(TIPn0 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is
stored in the TPnCCR0 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture
trigger input pin (TIPn0) is detected.
Even if the capture operation and reading the TPnCCR0 register conflict, the correct value of the
TPnCCR0 register can be read.
The capture register is cleared when the TPnCTL0.TPnCE bit = 0.
Remark n = 0 to 5
The following table shows the functions of the capture/compare register in each mode, and how to write data to
the compare register.
Table 7-2. Function of Capture/Compare Register in Each Mode and How to Write Compare Register
Operation Mode Capture/Compare Register How to Write Compare Register
Interval timer Compare register Anytime write
External event counter Compare register Anytime write
External trigger pulse output Compare register Batch writeNote
One-shot pulse output Compare register Anytime write
PWM output Compare register Batch writeNote
Free-running timer Capture/compare register Anytime write
Pulse width measurement Capture register None
Note Triggered by writing to the TPnCCR1 register
Remark For details of anytime write and batch write, see 7.6 (2) Anytime write and batch write.
<R>
<R>
<R>
<R>
<R>
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 237
(8) TMPn capture/compare register 1 (TPnCCR1)
The TPnCCR1 register is a 16-bit register that can be used as a capture register or a compare register
depending on the mode.
This register can be used as a capture register or a compare register only in the free-running timer mode,
depending on the setting of the TPnOPT0.TPnCCS1 bit. In the pulse width measurement mode, the TPnCCR1
register can be used only as a capture register. In any other mode, this register can be used only as a
compare register.
The TPnCCR1 register can be read or written during operation.
This register can be read or written in 16-bit units.
Reset sets this register to 0000H.
Caution Accessing the TPnCCR1 register is prohibited in the following statuses. For details, see
3.4.9 (2) Accessing specific on-chip peripheral I/O registers.
• When the CPU operates with the subclock and the main clock oscillation is stopped
• When the CPU operates with the internal oscillation clock
TPnCCR1
(n = 0 to 5)
12 10 8 6 4 2
After reset: 0000H R/W Address: TP0CCR1 FFFFF598H, TP1CCR1 FFFFF5A8H,
TP2CCR1 FFFFF5B8H, TP3CCR1 FFFFF5C8H,
TP4CCR1 FFFFF5D8H, TP5CCR1 FFFFF5E8H
14 0
13 11 9 7 5 3
15 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
238
(a) Function as compare register
The TPnCCR1 register can be rewritten even when the TPnCTL0.TPnCE bit = 1.
The set value of the TPnCCR1 register is transferred to the CCR1 buffer register. When the value of the
16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal
(INTTPnCC1) is generated. If TOPn1 pin output is enabled at this time, the output of the TOPn1 pin is
inverted.
The compare register is not cleared when the TPnCTL0.TPnCE bit = 0.
(b) Function as capture register
When the TPnCCR1 register is used as a capture register in the free-running timer mode, the count value
of the 16-bit counter is stored in the TPnCCR1 register if the valid edge of the capture trigger input pin
(TIPn1 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is
stored in the TPnCCR1 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture
trigger input pin (TIPn1) is detected.
Even if the capture operation and reading the TPnCCR1 register conflict, the correct value of the
TPnCCR1 register can be read.
The capture register is cleared when the TPnCTL0.TPnCE bit = 0.
Remark n = 0 to 5
The following table shows the functions of the capture/compare register in each mode, and how to write data to
the compare register.
Table 7-3. Function of Capture/Compare Register in Each Mode and How to Write Compare Register
Operation Mode Capture/Compare Register How to Write Compare Register
Interval timer Compare register Anytime write
External event counter Compare register Anytime write
External trigger pulse output Compare register Batch writeNote
One-shot pulse output Compare register Anytime write
PWM output Compare register Batch writeNote
Free-running timer Capture/compare register Anytime write
Pulse width measurement Capture register None
Note Triggered by writing to the TPnCCR1 register
Remark For anytime write and batch write, see 7.6 (2) Anytime write and batch write.
<R>
<R>
<R>
<R>
<R>
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 239
(9) TMPn counter read buffer register (TPnCNT)
The TPnCNT register is a read buffer register that can read the count value of the 16-bit counter.
If this register is read when the TPnCTL0.TPnCE bit = 1, the count value of the 16-bit timer can be read.
This register is read-only, in 16-bit units.
The value of the TPnCNT register is cleared to 0000H when the TPnCE bit = 0. If the TPnCNT register is read
at this time, the value of the 16-bit counter (FFFFH) is not read, but 0000H is read.
The value of the TPnCNT register is cleared to 0000H after reset, as the TPnCE bit is cleared to 0.
Caution Accessing the TPnCNT register is prohibited in the following statuses. For details, see 3.4.9
(2) Accessing specific on-chip peripheral I/O registers.
• When the CPU operates with the subclock and the main clock oscillation is stopped
• When the CPU operates with the internal oscillation clock
TPnCNT
(n = 0 to 5)
12 10 8 6 4 2
After reset: 0000H R Address: TP0CNT FFFFF59AH, TP1CNT FFFFF5AAH,
TP2CNT FFFFF5BAH, TP3CNT FFFFF5CAH,
TP4CNT FFFFF5DAH, TP5CNT FFFFF5EAH
14 0
13 11 9 7 5 3
15 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
240
7.5 Timer Output Operations
The following table shows the operations and output levels of the TOPn0 and TOPn1 pins.
Table 7-4. Timer Output Control in Each Mode
Operation Mode TOPn1 Pin TOPn0 Pin
Interval timer mode Square wave output
External event count mode None
External trigger pulse output mode External trigger pulse output
One-shot pulse output mode One-shot pulse output
PWM output mode PWM output
Square wave output
Free-running timer mode Square wave output (only when compare function is used)
Pulse width measurement mode None
Remark n = 0 to 5
Table 7-5. Truth Table of TOPn0 and TOPn1 Pins Under Control of Timer Output Control Bits
TPnIOC0.TPnOLm Bit TPnIOC0.TPnOEm Bit TPnCTL0.TPnCE Bit Level of TOPnm Pin
0 × Low-level output
0 Low-level output
0
1
1 Low level immediately before counting, high
level after counting is started
0 × High-level output
0 High-level output
1
1
1 High level immediately before counting, low
level after counting is started
Remark n = 0 to 5
m = 0, 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 241
7.6 Operation
TMPn can perform the following operations.
Operation TPnCTL1.TPnEST Bit
(Software Trigger Bit)
TIPn0 Pin
(External Trigger Input)
Capture/Compare
Register Setting
Compare Register
Write
Interval timer mode Invalid Invalid Compare only Anytime write
External event count modeNote 1 Invalid Invalid Compare only Anytime write
External trigger pulse output modeNote 2 Valid Valid Compare only Batch write
One-shot pulse output modeNote 2 Valid Valid Compare only Anytime write
PWM output mode Invalid Invalid Compare only Batch write
Free-running timer mode Invalid Invalid Switching enabled Anytime write
Pulse width measurement modeNote 2 Invalid Invalid Capture only Not applicable
Notes 1. To use the external event count mode, specify that the valid edge of the TIPn0 pin capture trigger input is
not detected (by clearing the TPnIOC1.TPnIS1 and TPnIOC1.TPnIS0 bits to “00”).
2. To use the external trigger pulse output mode, one-shot pulse output mode, or pulse width measurement
mode, select the internal clock (by setting the TPnCTL1.TPnEEE bit to 0) as the count clock.
Remark n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
242
(1) Counter basic operation
This section explains the basic operation of the 16-bit counter. For details, refer to the description of the
operation in each mode.
Remark n = 0 to 5
(a) Counter start operation
The 16-bit counter of TMPn starts counting from the default value FFFFH in all modes.
It counts up from FFFFH to 0000H, 0001H, 0002H, 0003H, and so on.
(b) Clear operation
The 16-bit counter is cleared to 0000H when its value matches the value of the compare register and is
cleared, and when its value is captured and cleared. The counting operation from FFFFH to 0000H that
takes place immediately after the counter has started counting or when the counter overflows is not a
clearing operation. Therefore, the INTTPnCC0 and INTTPnCC1 interrupt signals are not generated.
(c) Overflow operation
The 16-bit counter overflows when the counter counts up from FFFFH to 0000H in the free-running timer
mode or pulse width measurement mode. If the counter overflows, the TPnOPT0.TPnOVF bit is set to 1
and an interrupt request signal (INTTPnOV) is generated. Note that the INTTPnOV signal is not generated
under the following conditions.
• Immediately after a counting operation has been started
• If the counter value matches the compare value FFFFH and is cleared
• When FFFFH is captured and cleared in the pulse width measurement mode and the counter counts up
from FFFFH to 0000H
Caution After the overflow interrupt request signal (INTTPnOV) has been generated, be sure to
check that the overflow flag (TPnOVF bit) is set to 1.
(d) Counter read operation during counting operation
The value of the 16-bit counter of TMPn can be read by using the TPnCNT register during the count
operation. When the TPnCTL0.TPnCE bit = 1, the value of the 16-bit counter can be read by reading the
TPnCNT register. When the TPnCTL0.TPnCE bit = 0, the 16-bit counter is FFFFH and the TPnCNT
register is 0000H.
(e) Interrupt operation
TMPn generates the following three types of interrupt request signals.
• INTTPnCC0 interrupt: This signal functions as a match interrupt request signal of the CCR0 buffer
register and as a capture interrupt request signal to the TPnCCR0 register.
• INTTPnCC1 interrupt: This signal functions as a match interrupt request signal of the CCR1 buffer
register and as a capture interrupt request signal to the TPnCCR1 register.
• INTTPnOV interrupt: This signal functions as an overflow interrupt request signal.
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 243
(2) Anytime write and batch write
The TPnCCR0 and TPnCCR1 registers in TMPn can be rewritten during timer operation (TPnCTL0.TPnCE bit
= 1), but the write method (anytime write, batch write) of the CCR0 and CCR1 buffer registers differs
depending on the mode.
(a) Anytime write
In this mode, data is transferred at any time from the TPnCCR0 and TPnCCR1 registers to the CCR0 and
CCR1 buffer registers during timer operation. (n = 0 to 5).
Figure 7-2. Flowchart of Basic Operation for Anytime Write
START
Initial settings
•Set values to TPnCCRm register
•
Timer operation enable
(TPnCE bit = 1)
→Transfer values of TPnCCRm
register to CCRm buffer
register
Timer operation
•Match between 16-bit counter
and CCR1 buffer registerNote
•Match between 16-bit counter
and CCR0 buffer register
•16-bit counter clear & start
INTTPnCC1 signal output
TPnCCRm register rewrite
→ Transfer to CCRm buffer register
INTTPnCC0 signal output
Note The 16-bit counter is not cleared upon a match between the 16-bit counter value and the CCR1 buffer
register value. It is cleared upon a match between the 16-bit counter value and the CCR0 buffer register
value.
Remarks 1. The above flowchart illustrates an example of the operation in the interval timer mode.
2. n = 0 to 5
m = 0, 1
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
244
Figure 7-3. Timing of Anytime Write
D
01
D
01
D
01
D
01
0000H
TPnCE bit = 1
D
02
D
02
D
11
D
11
D
11
D
12
D
12
D
12
D
02
D
11
0000H D
12
16-bit counter
TPnCCR0 register
TPnCCR1 register
INTTPnCC0 signal
INTTPnCC1 signal
CCR0 buffer register
CCR1 buffer register
0000H
FFFFH
Remarks 1. D
01, D02: Setting values of TPnCCR0 register
D
11, D12: Setting values of TPnCCR1 register
2. The above timing chart illustrates an example of the operation in the interval timer mode.
3. n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 245
(b) Batch write
In this mode, data is transferred all at once from the TPnCCR0 and TPnCCR1 registers to the CCR0 and
CCR1 buffer registers during timer operation. This data is transferred upon a match between the value of
the CCR0 buffer register and the value of the 16-bit counter. Transfer is enabled by writing to the
TPnCCR1 register.
Whether to enable or disable the next transfer timing is controlled by writing or not writing to the TPnCCR1
register.
In order for the setting value when the TPnCCR0 and TPnCCR1 registers are rewritten to become the 16-
bit counter comparison value (in other words, in order for this value to be transferred to the CCR0 and
CCR1 buffer registers), it is necessary to rewrite the TPnCCR0 register and then write to the TPnCCR1
register before the 16-bit counter value and the CCR0 buffer register value match. Therefore, the values of
the TPnCCR0 and TPnCCR1 registers are transferred to the CCR0 and CCR1 buffer registers upon a
match between the count value of the 16-bit counter and the value of the CCR0 buffer register. Thus even
when wishing only to rewrite the value of the TPnCCR0 register, also write the same value (same as
preset value of the TPnCCR1 register) to the TPnCCR1 register.
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
246
Figure 7-4. Flowchart of Basic Operation for Batch Write
START
Initial settings
•Set values to TPnCCRm register
•Timer operation enable (TPnCE
bit = 1)
→Transfer values of TPnCCRm
register to CCRm buffer
register
Timer operation
•Match between 16-bit counter
and CCR1 buffer register
Note
•Match between 16-bit counter
and CCR0 buffer register
•16-bit counter clear & start
•Transfer of values of TPnCCRm
register to CCRm buffer register
INTTPnCC1 signal output
TPnCCR0 register rewrite
TPnCCR1 register rewrite
INTTPnCC0 signal output
Batch write enable
Note The 16-bit counter is not cleared upon a match between the 16-bit counter value and the CCR1 buffer
register value. It is cleared upon a match between the 16-bit counter value and the CCR0 buffer register
value.
Caution Writing to the TPnCCR1 register includes enabling of batch write. Thus, rewrite the TPnCCR1
register after rewriting the TPnCCR0 register.
Remarks 1. The above flowchart illustrates an example of the operation in the PWM output mode.
2. n = 0 to 5
m = 0, 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 247
Figure 7-5. Timing of Batch Write
D
01
D
01
D
02
D
03
0000H D
01
D
11
D
12
D
12
0000H D
11
TPnCE bit = 1
Note 1
D
02
D
02
D
03
D
11
D
12
D
12
D
12
D
12
16-bit counter
TPnCCR0 register
TPnCCR1 register
INTTPnCC0 signal
INTTPnCC1 signal
TOPn1 pin output
TOPn0 pin output
CCR0 buffer register
CCR1 buffer register
Note 1
Note 1
Note 1
Same value write
D
02
D
12
0000H
D
03
D
12
Note 2 Note 3
FFFFH
Notes 1. Because the TPnCCR1 register was not rewritten, D03 is not transferred.
2. Because the TPnCCR1 register has been written (D12), data is transferred to the CCR1 buffer
register upon a match between the value of the 16-bit counter and the value of the TPnCCR0
register (D01).
3. Because the TPnCCR1 register has been written (D12), data is transferred to the CCR1 buffer
register upon a match between the value of the 16-bit counter and the value of the TPnCCR0
register (D02).
Remarks 1. D
01, D02, D03: Setting values of TPnCCR0 register
D
11, D12: Setting values of TPnCCR1 register
2. The above timing chart illustrates the operation in the PWM output mode as an example.
3. n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
248
7.6.1 Interval timer mode (TPnMD2 to TPnMD0 bits = 000)
In the interval timer mode, an interrupt request signal (INTTPnCC0) is generated at the interval set by the
TPnCCR0 register if the TPnCTL0.TPnCE bit is set to 1. A square wave with a duty factor of 50% whose half cycle is
equal to the interval can be output from the TOPn0 pin.
The TPnCCR1 register is not used in the interval timer mode. However, the set value of the TPnCCR1 register is
transferred to the CCR1 buffer register, and when the count value of the 16-bit counter matches the value of the CCR1
buffer register, a compare match interrupt request signal (INTTPnCC1) is generated. In addition, a square wave with a
duty factor of 50%, which is inverted when the INTTPnCC1 signal is generated, can be output from the TOPn1 pin.
The value of the TPnCCR0 and TPnCCR1 registers can be rewritten even while the timer is operating.
Figure 7-6. Configuration of Interval Timer
16-bit counter Output
controller
CCR0 buffer registerTPnCE bit
TPnCCR0 register
Count clock
selection
Clear
Match signal
TOPn0 pin
INTTPnCC0 signal
Remark n = 0 to 5
Figure 7-7. Basic Timing of Operation in Interval Timer Mode
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
TOPn0 pin output
INTTPnCC0 signal
D
0
D
0
D
0
D
0
D
0
Interval (D
0
+ 1) Interval (D
0
+ 1) Interval (D
0
+ 1) Interval (D
0
+ 1)
Remark n = 0 to 5
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 249
When the TPnCE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H in synchronization
with the count clock, and the counter starts counting. At this time, the output of the TOPn0 pin is inverted. Additionally,
the set value of the TPnCCR0 register is transferred to the CCR0 buffer register.
When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is
cleared to 0000H, the output of the TOPn0 pin is inverted, and a compare match interrupt request signal
(INTTPnCC0) is generated.
The interval can be calculated by the following expression.
Interval = (Set value of TPnCCR0 register + 1) × Count clock cycle
Remark n = 0 to 5
Figure 7-8. Register Setting for Interval Timer Mode Operation (1/3)
(a) TMPn control register 0 (TPnCTL0)
0/1 0 0 0 0
TPnCTL0
Select count clock
0: Stop counting
1: Enable counting
0/1 0/1 0/1
TPnCKS2 TPnCKS1 TPnCKS0TPnCE
(b) TMPn control register 1 (TPnCTL1)
0 0 0/1
Note
00
TPnCTL1
0, 0, 0:
Interval timer mode
0: Operate on count
clock selected by
TPnCKS0 to TPnCKS2 bits
1: Count with external
event count input signal
000
TPnMD2 TPnMD1 TPnMD0TPnEEETPnEST
Note The TPnEEE bit can be set to 1 only when the timer output (TOPn1) is used. However, set the TPnCCR0
and TPnCCR1 registers to the same value.
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
250
Figure 7-8. Register Setting for Interval Timer Mode Operation (2/3)
(c) TMPn I/O control register 0 (TPnIOC0)
0 0 0 0 0/1
TPnIOC0
0: Disable TOPn0 pin output
1: Enable TOPn0 pin output
Setting to output level of TOPn0
pin before count operation
0: Low level
1: High level
0: Disable TOPn1 pin output
1: Enable TOPn1 pin output
Setting to output level of TOPn1
pin before count operation
0: Low level
1: High level
0/1 0/1 0/1
TPnOE1 TPnOL0 TPnOE0TPnOL1
(d) TMPn I/O control register 2 (TPnIOC2)
0 0 0 0 0/1
Note
TPnIOC2
Select valid edge of external
event count input (TIPn0 pin).
0/1
Note
00
TPnEES0 TPnETS1 TPnETS0TPnEES1
Note The TPnEES1 and TPnEES0 bits can be set only when the timer output (TOPn1) is used.
However, set the TPnCCR0 and TPnCCR1 registers to the same value.
(e) TMPn counter read buffer register (TPnCNT)
By reading the TPnCNT register, the count value of the 16-bit counter can be read.
(f) TMPn capture/compare register 0 (TPnCCR0)
If the TPnCCR0 register is set to D0, the interval is as follows.
Interval = (D0 + 1) × Count clock cycle
Remark n = 0 to 5
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 251
Figure 7-8. Register Setting for Interval Timer Mode Operation (3/3)
(g) TMPn capture/compare register 1 (TPnCCR1)
The TPnCCR1 register is not used in the interval timer mode. However, the set value of the TPnCCR1
register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches
the value of the CCR1 buffer register, the TOPn1 pin output is inverted and a compare match interrupt
request signal (INTTPnCC1) is generated.
By setting this register to the same value as the value set in the TPnCCR0 register, a square wave with a
duty factor of 50% can be output from the TOPn1 pin.
When the TPnCCR1 register is not used, it is recommended to set its value to FFFFH. Also mask the
register by the interrupt mask flag (TPnCCIC1.TPnCCMK1).
Remarks 1. TMPn I/O control register 1 (TPnIOC1) and TMPn option register 0 (TPnOPT0) are not
used in the interval timer mode.
2. n = 0 to 5
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
252
(1) Interval timer mode operation flow
Figure 7-9. Software Processing Flow in Interval Timer Mode
TPnCE bit = 1
TPnCE bit = 0
Register initial setting
TPnCTL0 register
(TPnCKS0 to TPnCKS2 bits)
TPnCTL1 register,
TPnIOC0 register,
TPnIOC2 register
Note
,
TPnCCR0 register
Initial setting of these registers is performed
before setting the TPnCE bit to 1.
The TPnCKS0 to TPnCKS2 bits can be
set at the same time when counting has
been started (TPnCE bit = 1).
The counter is initialized and counting is
stopped by clearing the TPnCE bit to 0.
The output level of the TOPn0 pin is as
specified by the TPnIOC0 register.
START
STOP
<1> Count operation start flow
<2> Count operation stop flow
D
0
<1> <2>
D
0
D
0
D
0
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
TOPn0 pin output
INTTPnCC0 signal
Note The TPnEES1 and TPnEES0 bits can be set only when timer output (TOPn1) is used. However,
set the TPnCCR0 and TPnCCR1 registers to the same value.
Remark n = 0 to 5
<R>
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 253
(2) Interval timer mode operation timing
(a) Operation if TPnCCR0 register is set to 0000H
If the TPnCCR0 register is set to 0000H, the INTTPnCC0 signal is generated at each count clock, and the
output of the TOPn0 pin is inverted.
The value of the 16-bit counter is always 0000H.
Count clock
16-bit counter
TPnCE bit
TPnCCR0 register
TOPn0 pin output
INTTPnCC0 signal
0000H
Interval time
Count clock cycle
Interval time
Count clock cycle
Interval time
Count clock cycle
FFFFH 0000H 0000H 0000H 0000H
Remark n = 0 to 5
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
254
(b) Operation if TPnCCR0 register is set to FFFFH
If the TPnCCR0 register is set to FFFFH, the 16-bit counter counts up to FFFFH. The counter is cleared to
0000H in synchronization with the next count-up timing. The INTTPnCC0 signal is generated and the
output of the TOPn0 pin is inverted. At this time, an overflow interrupt request signal (INTTPnOV) is not
generated, nor is the overflow flag (TPnOPT0.TPnOVF bit) set to 1.
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
TOPn0 pin output
INTTPnCC0 signal
FFFFH
Interval time
10000H ×
count clock cycle
Interval time
10000H ×
count clock cycle
Interval time
10000H ×
count clock cycle
Remark n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 255
(c) Notes on rewriting TPnCCR0 register
When the value of the TPnCCR0 register is rewritten to a smaller value during counting, the 16-bit counter
may overflow. If there is a possibility of overflow, stop counting and then change the set value.
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
TPnOL0 bit
TOPn0 pin output
INTTPnCC0 signal
D1D2
D1D1
D2D2D2
L
Interval time (1) Interval time (NG) Interval
time (2)
Remarks 1. Interval time (1): (D1 + 1) × Count clock cycle
Interval time (NG): (10000H + D2 + 1) × Count clock cycle
Interval time (2): (D2 + 1) × Count clock cycle
2. n = 0 to 5
If the value of the TPnCCR0 register is changed from D1 to D2 while the count value is greater than D2 but
less than D1, the count value is transferred to the CCR0 buffer register as soon as the TPnCCR0 register
has been rewritten. Consequently, the value of the 16-bit counter that is compared is D2.
Because the count value has already exceeded D2, however, the 16-bit counter counts up to FFFFH,
overflows, and then counts up again from 0000H. When the count value matches D2, the INTTPnCC0
signal is generated and the output of the TOPn0 pin is inverted.
Therefore, the INTTPnCC0 signal may not be generated at the interval time “(D1 + 1) × Count clock cycle”
or “(D2 + 1) × Count clock cycle” originally expected, but may be generated at an interval of “(10000H + D2
+ 1) × Count clock period”.
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
256
(d) Operation of TPnCCR1 register
Figure 7-10. Configuration of TPnCCR1 Register
CCR0 buffer register
TPnCCR0 register
TPnCCR1 register
CCR1 buffer register
TOPn0 pin
INTTPnCC0 signal
TOPn1 pin
INTTPnCC1 signal
16-bit counter
Output
controller
TPnCE bit
Count clock
selection
Clear
Match signal
Output
controller
Match signal
Remark n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 257
When the TPnCCR1 register is set to the same value as the TPnCCR0 register, the INTTPnCC1 signal is
generated at the same timing as the INTTPnCC0 signal and the TOPn1 pin output is inverted. In other
words, a square wave with a duty factor of 50% can be output from the TOPn1 pin.
The following shows the operation when the TPnCCR1 register is set to other than the value set in the
TPnCCR0 register.
If the set value of the TPnCCR1 register is less than the set value of the TPnCCR0 register, the
INTTPnCC1 signal is generated once per cycle. At the same time, the output of the TOPn1 pin is inverted.
The TOPn1 pin outputs a square wave with a duty factor of 50% after outputting a short-width pulse.
Figure 7-11. Timing Chart When D01 ≥ D11
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
TOPn0 pin output
INTTPnCC0 signal
TPnCCR1 register
TOPn1 pin output
INTTPnCC1 signal
D
01
D
11
D
01
D
11
D
11
D
11
D
11
D
01
D
01
D
01
Remark n = 0 to 5
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
258
If the set value of the TPnCCR1 register is greater than the set value of the TPnCCR0 register, the count
value of the 16-bit counter does not match the value of the TPnCCR1 register. Consequently, the
INTTPnCC1 signal is not generated, nor is the output of the TOPn1 pin changed.
When the TPnCCR1 register is not used, it is recommended to set its value to FFFFH.
Figure 7-12. Timing Chart When D01 < D11
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
TOPn0 pin output
INTTPnCC0 signal
TPnCCR1 register
TOPn1 pin output
INTTPnCC1 signal
D01
D11
D01 D01 D01 D01
L
Remark n = 0 to 5
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 259
(3) Operation by external event count input (TIPn0)
(a) Operation
To count the 16-bit counter at the valid edge of external event count input (TIPn0) in the interval timer
mode, the valid edge of the external event count input is necessary once because the 16-bit counter is
cleared from FFFFH to 0000H immediately after the TPnCE bit is set from 0 to 1.
When 0001H is set to both the TPnCCR0 and TPnCCR1 registers, the TOPn1 pin output is inverted each
time the 16-bit counter counts twice.
The TPnCTL1.TPnEEE bit can be set to 1 in the interval timer mode only when the timer output (TOPn1) is
used with the external event count input.
TPnCE bit
External event count input
TPnCCR0 register
TPnCCR1 register
TOPn1 pin output
16-bit counter
FFFFH
0000H
0001H 0001H 0001H
0001H 0001H 0001H
0001H 0001H 0001H
Number of external
events: 3
Number of external
events: 2
Number of external
events: 2
2-count width 2-count width 2-count width
(TIPn0 pin input)
Remark n = 0 to 5
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
260
7.6.2 External event count mode (TPnMD2 to TPnMD0 bits = 001)
In the external event count mode, the valid edge of the external event count input (TIPn0) is counted when the
TPnCTL0.TPnCE bit is set to 1, and an interrupt request signal (INTTPnCC0) is generated each time the number of
edges set by the TPnCCR0 register have been counted. The TOPn0 and TOPn1 pins cannot be used. When using
the TOPn1 pin for external event count input, set the TPnCTL1.TPnEEE bit to 1 in the interval timer mode (see 7.6.1
(3) Operation by external event count input (TIPn0)).
The TPnCCR1 register is not used in the external event count mode.
Caution In the external event count mode, the TPnCCR0 and TPnCCR1 registers must not be cleared to
0000H.
Figure 7-13. Configuration in External Event Count Mode
16-bit counter
CCR0 buffer registerTPnCE bit
TPnCCR0 register
Edge
detector
Clear
Match signal INTTPnCC0 signal
TIPn0 pin
(external event
count input)
Remark n = 0 to 5
<R>
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 261
Figure 7-14. Basic Timing in External Event Count Mode
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
INTTPnCC0 signal
D
0
D
0
D
0
D
0
16-bit counter
TPnCCR0 register
INTTPnCC0 signal
External event
count input
(TIPn0 pin input)
D
0
Number of
external
event
count
(D
0
)
Note
times
Number of
external
event
count
(D
0
+ 1)
times
Number of
external
event
count
(D
0
+ 1)
times
D
0
− 1D
0
0000 0001
Note In the external event count mode, when the TPnCTL0.TPnCE bit is set to 1 (operation starts),
the 16-bit counter is cleared from FFFFH to 0000H at the same time. The first count operation
starts from 0001H each time the valid edge of the external event count input is detected.
Therefore, the count of the first count operation is one number smaller than the count of the
second or subsequent count operation.
Remarks 1. This figure shows the basic timing when the rising edge is specified as the valid edge of
the external event count input.
2. n = 0 to 5
<R>
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
262
When the TPnCE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H. The counter
counts each time the valid edge of external event count input is detected. Additionally, the set value of the TPnCCR0
register is transferred to the CCR0 buffer register.
When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is
cleared to 0000H, and a compare match interrupt request signal (INTTPnCC0) is generated.
The INTTPnCC0 signal is generated for the first time when the valid edge of the external event count input has
been detected “value set to TPnCCR0 register” times. After that, the INTTPnCC0 signal is generated each time the
valid edge of the external event count input has been detected “value set to TPnCCR0 register + 1” times.
Figure 7-15. Register Setting for Operation in External Event Count Mode (1/2)
(a) TMPn control register 0 (TPnCTL0)
0/1 0 0 0 0
TPnCTL0
0: Stop counting
1: Enable counting
000
TPnCKS2 TPnCKS1 TPnCKS0TPnCE
(b) TMPn control register 1 (TPnCTL1)
00000
TPnCTL1
0, 0, 1:
External event count mode
001
TPnMD2 TPnMD1 TPnMD0TPnEEETPnEST
(c) TMPn I/O control register 2 (TPnIOC2)
0 0 0 0 0/1
TPnIOC2
Select valid edge
of external event
count input (TIPn0 pin)
0/1 0 0
TPnEES0 TPnETS1 TPnETS0TPnEES1
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 263
Figure 7-15. Register Setting for Operation in External Event Count Mode (2/2)
(d) TMPn counter read buffer register (TPnCNT)
The count value of the 16-bit counter can be read by reading the TPnCNT register.
(e) TMPn capture/compare register 0 (TPnCCR0)
If the TPnCCR0 register is set to D0, the count is cleared when the number of external events has
reached (D0) and the first compare match interrupt request signal (INTTPnCC0) is generated. The
second compare match interrupt request signal (INTTPnCC0) is generated when the number of
external events has reached (D0 + 1).
(f) TMPn capture/compare register 1 (TPnCCR1)
The TPnCCR1 register is not used in the external event count mode. However, the set value of the
TPnCCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit
counter matches the value of the CCR1 buffer register, a compare match interrupt request signal
(INTTPnCC1) is generated.
When the TPnCCR1 registers are not used, it is recommended to set their value to FFFFH. Also mask
the register by the interrupt mask flag (TPnCCIC1.TPnCCMK1).
Cautions 1. Set 00H to the TPnIOC0 register.
2. When the external clock is used as the count clock, the external clock can be input
only from the TIPn0 pin. At this time, clear the TPnIOC1.TPnIS1 and TPnIS0 bits to
00 (capture trigger input (TIPn0 pin): No edge detected).
Remarks 1. TMPn I/O control register 1 (TPnIOC1) and TMPn option register 0 (TPnOPT0) are not
used in the external event count mode.
2. n = 0 to 5
<R>
<R>
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
264
(1) External event count mode operation flow
Figure 7-16. Flow of Software Processing in External Event Count Mode
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
INTTPnCC0 signal
D0
D0D0D0
<1> <2>
TPnCE bit = 1
TPnCE bit = 0
Register initial setting
TPnCTL1 register,
TPnIOC2 register,
TPnCCR0, TPnCCR1 registers
Initial setting of these registers
is performed before the
TPnCE bit is set to 1.
The counter is initialized and counting
is stopped by clearing the TPnCE bit to 0.
START
STOP
<1> Count operation start flow
<2> Count operation stop flow
Remark n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 265
(2) Operation timing in external event count mode
Cautions 1. In the external event count mode, do not set the TPnCCR0 and TPnCCR1 registers to
0000H.
2. In the external event count mode, use of the timer output (TOPn0, TOPn1) is disabled. If
performing timer output (TOPn1) using external event count input (TIPn0), set the interval
timer mode, and set the operation enabled (TPnCTL1.TPnEEE bit = 1) by the external
event count input for the count clock (refer to 7.6.1 (3) Operation by external event count
input (TIPn0)).
(a) Operation if TPnCCR0 register is set to FFFFH
If the TPnCCR0 register is set to FFFFH, the 16-bit counter counts to FFFFH each time the valid edge of
the external event count signal has been detected. The 16-bit counter is cleared to 0000H in
synchronization with the next count-up timing, and the INTTPnCC0 signal is generated. At this time, the
TPnOPT0.TPnOVF bit is not set.
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
INTTPnCC0 signal
FFFFH
Number of
external event
count
FFFFH times
Number of
external event
count
10000H times
Number of
external event
count
10000H times
Remark n = 0 to 5
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
266
(b) Notes on rewriting the TPnCCR0 register
When the value of the TPnCCR0 register is rewritten to a smaller value during counting, the 16-bit counter
may overflow. If there is a possibility of overflow, stop counting and then change the set value.
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
INTTPnCC0 signal
D
1
D
2
D
1
D
1
D
2
D
2
D
2
Number of
external event
count (1)
(D
1
) times
Number of external event
count (NG)
(10000H + D
2
+ 1) times
Number of external
event count (2)
(D
2
+ 1) times
Remark n = 0 to 5
If the value of the TPnCCR0 register is changed from D1 to D2 while the count value is greater than D2 but
less than D1, the count value is transferred to the CCR0 buffer register as soon as the TPnCCR0 register
has been rewritten. Consequently, the value that is compared with the 16-bit counter is D2.
Because the count value has already exceeded D2, however, the 16-bit counter counts up to FFFFH,
overflows, and then counts up again from 0000H. When the count value matches D2, the INTTPnCC0
signal is generated.
Therefore, the INTTPnCC0 signal may not be generated at the valid edge count of “(D1 + 1) times” or “(D2
+ 1) times” originally expected, but may be generated at the valid edge count of “(10000H + D2 + 1) times”.
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 267
(c) Operation of TPnCCR1 register
Figure 7-17. Configuration of TPnCCR1 Register
CCR0 buffer registerTPnCE bit
TPnCCR0 register
16-bit counter
TPnCCR1 register
CCR1 buffer register
Clear
Match signal
Match signal INTTPnCC0 signal
INTTPnCC1 signal
Edge
detector
TIPn0 pin
(external event
count input)
Remark n = 0 to 5
If the set value of the TPnCCR1 register is smaller than the set value of the TPnCCR0 register, the
INTTPnCC1 signal is generated once per cycle.
Figure 7-18. Timing Chart When D01 ≥ D11
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
INTTPnCC0 signal
TPnCCR1 register
INTTPnCC1 signal
D
01
D
11
D
01
D
11
D
11
D
11
D
11
D
01
D
01
D
01
Remark n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
268
If the set value of the TPnCCR1 register is greater than the set value of the TPnCCR0 register, the
INTTPnCC1 signal is not generated because the count value of the 16-bit counter and the value of the
TPnCCR1 register do not match.
It is recommended to set FFFFH to the TPnCCR1 register when the TPnCCR1 register is not used.
Figure 7-19. Timing Chart When D01 < D11
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
INTTPnCC0 signal
TPnCCR1 register
INTTPnCC1 signal
D
01
D
11
D
01
D
01
D
01
D
01
L
Remark n = 0 to 5
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 269
7.6.3 External trigger pulse output mode (TPnMD2 to TPnMD0 bits = 010)
In the external trigger pulse output mode, 16-bit timer/event counter P waits for a trigger when the
TPnCTL0.TPnCE bit is set to 1. When the valid edge of an external trigger input (TIPn0) is detected, 16-bit
timer/event counter P starts counting, and outputs a PWM waveform from the TOPn1 pin.
Pulses can also be output by generating a software trigger instead of using the external trigger. When using a
software trigger, a square wave with a duty factor of 50% that has the set value of the TPnCCR0 register + 1 as half its
cycle can also be output from the TOPn0 pin.
Figure 7-20. Configuration in External Trigger Pulse Output Mode
CCR0 buffer register
TPnCE bit
TPnCCR0 register
16-bit counter
TPnCCR1 register
CCR1 buffer register
Clear
Match signal
Match signal INTTPnCC0 signal
Output
controller
(RS-FF)
Output
controller
TOPn1 pin
INTTPnCC1 signal
TOPn0 pinNote
Count
clock
selection Count
start
control
Edge
detector
Software trigger
generation
TIPn0 pinNote
(external
trigger input)
Transfer
Transfer
S
R
Note Because the external trigger input pin (TIPn0) and timer output pin (TOPn0) share the same alternate-
function pin, two functions cannot be used at the same time.
Caution In external trigger pulse output mode, select the internal clock (set TPnCTL1.TPnEEE bit = 0)
as the count clock.
Remark n = 0 to 5
<R>
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
270
Figure 7-21. Basic Timing in External Trigger Pulse Output Mode
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
INTTPnCC0 signal
TPnCCR1 register
INTTPnCC1 signal
TOPn1 pin output
External trigger input
(TIPn0 pin input)
TOPn0 pin output
(only when software
trigger is used)
D
1
D
0
D
0
D
1
D
1
D
1
D
1
D
0
D
0
D
0
Wait
for
trigger
Active level
width (D
1
)
Cycle (D
0
+ 1) Cycle (D
0
+ 1) Cycle (D
0
+ 1)
Active level
width (D
1
)
Active level
width (D
1
)
16-bit timer/event counter P waits for a trigger when the TPnCE bit is set to 1. When the trigger is generated, the
16-bit counter is cleared from FFFFH to 0000H, starts counting at the same time, and outputs a PWM wave\form from
the TOPn1 pin. If the trigger is generated again while the counter is operating, the counter is cleared to 0000H and
restarted. (The output of the TOPn0 pin is inverted. The TOPn1 pin outputs a high-level regardless of the status
(high/low) when a trigger occurs.)
The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.
Active level width = (Set value of TPnCCR1 register) × Count clock cycle
Cycle = (Set value of TPnCCR0 register + 1) × Count clock cycle
Duty factor = (Set value of TPnCCR1 register)/(Set value of TPnCCR0 register + 1)
The compare match request signal INTTPnCC0 is generated when the 16-bit counter counts next time after its
count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare
match interrupt request signal INTTPnCC1 is generated when the count value of the 16-bit counter matches the value
of the CCR1 buffer register.
The value set to the TPnCCRm register is transferred to the CCRm buffer register when the count value of the 16-
bit counter matches the value of the CCRm buffer register and the 16-bit counter is cleared to 0000H.
The valid edge of an external trigger input (TIPn0) signal, or setting the software trigger (TPnCTL1.TPnEST bit) to
1 is used as the trigger.
Remark n = 0 to 5, m = 0, 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 271
Figure 7-22. Setting of Registers in External Trigger Pulse Output Mode (1/2)
(a) TMPn control register 0 (TPnCTL0)
0/1 0 0 0 0
TPnCTL0
Select count clock
0: Stop counting
1: Enable counting
0/1 0/1 0/1
TPnCKS2 TPnCKS1 TPnCKS0TPnCE
(b) TMPn control register 1 (TPnCTL1)
0 0/1 0 0 0
TPnCTL1
0: Operate on count
clock selected by
TPnCKS0 to TPnCKS2 bits
Generate software trigger
when 1 is written
010
TPnMD2 TPnMD1 TPnMD0TPnEEETPnEST
0, 1, 0:
External trigger pulse
output mode
(c) TMPn I/O control register 0 (TPnIOC0)
0 0 0 0 0/1
TPnIOC0
0: Disable TOPn0 pin output
1: Enable TOPn0 pin output
Setting level of TOPn1 pin
in status of waiting for external trigger
0: Low level
1: High level
0: Disable TOPn1 pin output
1: Enable TOPn1 pin output
Setting level of TOPn1 pin in
status of waiting for external trigger
0: Low level
1: High level
0/1 0/1 0/1Note
TPnOE1 TPnOL0 TPnOE0TPnOL1
TOPn1 pin output
16-bit counter
• When TPnOL1 bit = 0
TOPn1 pin output
16-bit counter
• When TPnOL1 bit = 1
Note Clear this bit to 0 when the TOPn0 pin is not used in the external trigger pulse output mode.
<R>
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
272
Figure 7-22. Setting of Registers in External Trigger Pulse Output Mode (2/2)
(d) TMPn I/O control register 2 (TPnIOC2)
00000
TPnIOC2
Select valid edge of external
trigger input (TIPn0 pin)
0 0/1 0/1
TPnEES0 TPnETS1 TPnETS0TPnEES1
(e) TMPn counter read buffer register (TPnCNT)
The value of the 16-bit counter can be read by reading the TPnCNT register.
(f) TMPn capture/compare registers 0 and 1 (TPnCCR0 and TPnCCR1)
If D0 is set to the TPnCCR0 register and D1 to the TPnCCR1 register, the cycle and active level of the
PWM waveform are as follows.
Cycle = (D0 + 1) × Count clock cycle
Active level width = D1 × Count clock cycle
Remarks 1. TMPn I/O control register 1 (TPnIOC1) and TMPn option register 0 (TPnOPT0) are not
used in the external trigger pulse output mode.
2. n = 0 to 5
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 273
(1) Operation flow in external trigger pulse output mode
Figure 7-23. Software Processing Flow in External Trigger Pulse Output Mode (1/2)
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
CCR0 buffer register
INTTPnCC0 signal
TPnCCR1 register
CCR1 buffer register
INTTPnCC1 signal
TOPn1 pin output
External trigger input
(TIPn0 pin input)
TOPn0 pin output
(only when software
trigger is used)
D10
D00
D00 D01 D00
D00
D10 D10 D11 D10
D10 D10 D11 D10
D01 D00
D10 D10
D00
D10
D00D11D11
D01 D01 D01
<1> <2> <3> <4> <5>
Remark n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
274
Figure 7-23. Software Processing Flow in External Trigger Pulse Output Mode (2/2)
TPnCE bit = 1
Setting of TPnCCR0 register
Register initial setting
TPnCTL0 register
(TPnCKS0 to TPnCKS2 bits)
TPnCTL1 register,
TPnIOC0 register,
TPnIOC2 register,
TPnCCR0 register,
TPnCCR1 register
Initial setting of these
registers is performed
before setting the
TPnCE bit to 1.
The TPnCKS0 to
TPnCKS2 bits can be
set at the same time
when counting is
enabled (TPnCE bit = 1).
Trigger wait status
Writing the same value
(same as the TPnCCR1
register already set) to
the TPnCCR1 register is
necessary only when
the set cycle is changed.
When the counter is
cleared after setting,
the value of the TPnCCRm
register is transferred to
the CCRm buffer register.
START
Setting of TPnCCR1 register
<1> Count operation start flow
<2> TPnCCR0 and TPnCCR1 register
setting change flow
Setting of TPnCCR0 register
When the counter is
cleared after setting,
the value of the TPnCCRm
register is transferred to
the CCRm buffer register.
Setting of TPnCCR1 register
<4> PnCCR0, TPnCCR1 register
setting change flow
Only writing of the TPnCCR1
register must be performed when
the set duty factor is changed.
When the counter is cleared after
setting, the value of the
TPnCCRm register is transferred
to the CCRm buffer register.
Setting of TPnCCR1 register
<3> PnCCR0, TPnCCR1 register
setting change flow
TPnCE bit = 0 Counting is stopped.
STOP
<5> Count operation stop flow
Remark n = 0 to 5
m = 0, 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 275
(2) External trigger pulse output mode operation timing
(a) Note on changing pulse width during operation
To change the PWM waveform while the counter is operating, write the TPnCCR1 register last.
Rewrite the TPnCCRm register after writing the TPnCCR1 register after the INTTPnCC0 signal is detected.
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
CCR0 buffer register
INTTPnCC0 signal
TPnCCR1 register
CCR1 buffer register
INTTPnCC1 signal
TOPn1 pin output
External trigger input
(TIPn0 pin input)
TOPn0 pin output
(only when software
trigger is used)
D
10
D
00
D
00
D
01
D
00
D
10
D
11
D
10
D
11
D
01
D
10
D
10
D
00
D
00
D
11
D
11
D
01
D
01
Remark n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
276
In order to transfer data from the TPnCCRm register to the CCRm buffer register, the TPnCCR1 register
must be written.
To change both the cycle and active level width of the PWM waveform at this time, first set the cycle to the
TPnCCR0 register and then set the active level width to the TPnCCR1 register.
To change only the cycle of the PWM waveform, first set the cycle to the TPnCCR0 register, and then write
the same value (same as the TPnCCR1 register already set) to the TPnCCR1 register.
To change only the active level width (duty factor) of the PWM waveform, only the TPnCCR1 register has
to be set.
After data is written to the TPnCCR1 register, the value written to the TPnCCRm register is transferred to
the CCRm buffer register in synchronization with clearing of the 16-bit counter, and is used as the value
compared with the 16-bit counter.
To write the TPnCCR0 or TPnCCR1 register again after writing the TPnCCR1 register once, do so after the
INTTPnCC0 signal is generated. Otherwise, the value of the CCRm buffer register may become undefined
because the timing of transferring data from the TPnCCRm register to the CCRm buffer register conflicts
with writing the TPnCCRm register.
Remark n = 0 to 5
m = 0, 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 277
(b) 0%/100% output of PWM waveform
To output a 0% waveform, set the TPnCCR1 register to 0000H. The 16-bit counter is cleared to 0000H
and the INTTPnCO0 and INTTPnCC1 signals are generated at the next timing after a match between the
count value of the 16-bit counter and the value of the CCR0 buffer register.
Count clock
16-bit counter
TPnCE bit
TPnCCR0 register
TPnCCR1 register
INTTPnCC0 signal
INTTPnCC1 signal
TOPn1 pin output
External trigger input
(TIPn0 pin input)
D
0
L
0000H
D
0
0000H
D
0
0000H
D
0
− 1D
0
0000FFFF 0000 D
0
− 1D
0
00000001
Remark n = 0 to 5
To output a 100% waveform, set a value of (set value of TPnCCR0 register + 1) to the TPnCCR1 register.
If the set value of the TPnCCR0 register is FFFFH, 100% output cannot be produced.
D0
D0 + 1
D0
D0 + 1
D0
D0 + 1
D00000FFFF 0000 D000000001
Count clock
16-bit counter
TPnCE bit
TPnCCR0 register
TPnCCR1 register
INTTPnCC0 signal
INTTPnCC1 signal
TOPn1 pin output
D0 − 1D0 − 1
External trigger input
(TIPn0 pin input)
Remark n = 0 to 5
<R>
<R>
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
278
(c) Conflict between trigger detection and match with CCR1 buffer register
If the trigger is detected immediately after the INTTPnCC1 signal is generated, the 16-bit counter is
immediately cleared to 0000H, the output signal of the TOPn1 pin is asserted, and the counter continues
counting. Consequently, the inactive period of the PWM waveform is shortened.
16-bit counter
CCR1 buffer register
INTTPnCC1 signal
TOPn1 pin output
External trigger input
(TIPn0 pin input)
D
1
D
1
− 10000FFFF 0000
Shortened
Remark n = 0 to 5
If the trigger is detected immediately before the INTTPnCC1 signal is generated, the INTTPnCC1 signal is
not generated, and the 16-bit counter is cleared to 0000H and continues counting. The output signal of the
TOPn1 pin remains active. Consequently, the active period of the PWM waveform is extended.
16-bit counter
CCR1 buffer register
INTTPnCC1 signal
TOPn1 pin output
External trigger input
(TIPn0 pin input)
D1
D1 − 2D1 − 1D10000FFFF 0000 0001
Extended
Remark n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 279
(d) Conflict between trigger detection and match with CCR0 buffer register
If the trigger is detected immediately after the INTTPnCC0 signal is generated, the 16-bit counter is
cleared to 0000H and continues counting up. Therefore, the active period of the TOPn1 pin is extended by
time from generation of the INTTPnCC0 signal to trigger detection.
16-bit counter
CCR0 buffer register
INTTPnCC0 signal
TOPn1 pin output
External trigger input
(TIPn0 pin input)
D
0
D
0
− 1D
0
0000FFFF 0000 0000
Extended
Remark n = 0 to 5
If the trigger is detected immediately before the INTTPnCC0 signal is generated, the INTTPnCC0 signal is
not generated. The 16-bit counter is cleared to 0000H, the TOPn1 pin is asserted, and the counter
continues counting. Consequently, the inactive period of the PWM waveform is shortened.
16-bit counter
CCR0 buffer register
INTTPnCC0 signal
TOPn1 pin output
External trigger input
(TIPn0 pin input)
D
0
D
0
− 1D
0
0000FFFF 0000 0001
Shortened
Remark n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
280
(e) Generation timing of compare match interrupt request signal (INTTPnCC1)
The timing of generation of the INTTPnCC1 signal in the external trigger pulse output mode differs from
the timing of other mode INTTPnCC1 signals; the INTTPnCC1 signal is generated when the count value of
the 16-bit counter matches the value of the TPnCCR1 register.
Count clock
16-bit counter
TPnCCR1 register
TOPn1 pin output
INTTPnCC1 signal
D
1
D
1
− 1D
1
− 1D
1
D
1
+ 1 D
1
+ 2
Remark n = 0 to 5
Usually, the INTTPnCC1 signal is generated in synchronization with the next count up, after the count
value of the 16-bit counter matches the value of the TPnCCR1 register.
In the external trigger pulse output mode, however, it is generated one clock earlier. This is because the
timing is changed to match the timing of changing the output signal of the TOPn1 pin.
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 281
7.6.4 One-shot pulse output mode (TPnMD2 to TPnMD0 bits = 011)
In the one-shot pulse output mode, 16-bit timer/event counter P waits for a trigger when the TPnCTL0.TPnCE bit is
set to 1. When the valid edge of an external trigger input (TIPn0) is detected, 16-bit timer/event counter P starts
counting, and outputs a one-shot pulse from the TOPn1 pin.
Instead of the external trigger input (TIPn0), a software trigger can also be generated to output the pulse. When
the software trigger is used, the TOPn0 pin outputs the active level while the 16-bit counter is counting, and the
inactive level when the counter is stopped (waiting for a trigger).
Figure 7-24. Configuration in One-Shot Pulse Output Mode
CCR0 buffer register
TPnCE bit
TPnCCR0 register
16-bit counter
TPnCCR1 register
CCR1 buffer register
Clear
Match signal
Match signal INTTPnCC0 signal
Output
controller
(RS-FF)
Output
controller
(RS-FF)
TOPn1 pin
INTTPnCC1 signal
TOPn0 pin
Note
Count
clock
selection Count
start
control
Edge
detector
Software trigger
generation
TIPn0 pin
Note
(external
trigger input)
Transfer
Transfer
S
R
S
R
Note Because the external trigger input pin (TIPn0) and timer output pin (TOPn0) share the same
alternate-function pin, two functions cannot be used at the same time.
Caution In one-shot pulse output mode, select the internal clock (set TPnCTL1.TPnEEE bit = 0)
as the count clock.
Remark n = 0 to 5
<R>
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
282
Figure 7-25. Basic Timing in One-Shot Pulse Output Mode
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
INTTPnCC0 signal
TPnCCR1 register
INTTPnCC1 signal
TOPn1 pin output
External trigger input
(TIPn0 pin input)
D1
D0
D0
D1D1D1
D0D0
Delay
(D1)
Active
level width
(D0 − D1 + 1)
Delay
(D1)
Active
level width
(D0 − D1 + 1)
Delay
(D1)
Active
level width
(D0 − D1 + 1)
TOPn0 pin output
(only when software
trigger is used)
When the TPnCE bit is set to 1, 16-bit timer/event counter P waits for a trigger. When the trigger is generated, the
16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a one-shot pulse from the TOPn1 pin.
After the one-shot pulse is output, the 16-bit counter is set to 0000H, stops counting, and waits for a trigger. When the
trigger is generated again, the 16-bit counter starts counting from 0000H. If a trigger is generated again while the
one-shot pulse is being output, it is ignored.
The output delay period and active level width of the one-shot pulse can be calculated as follows.
Output delay period = (Set value of TPnCCR1 register) × Count clock cycle
Active level width = (Set value of TPnCCR0 register − Set value of TPnCCR1 register + 1) × Count clock cycle
The compare match interrupt request signal INTTPnCC0 is generated when the 16-bit counter counts after its
count value matches the value of the CCR0 buffer register. The compare match interrupt request signal INTTPnCC1
is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.
The valid edge of an external trigger input (TIPn0 pin) or setting the software trigger (TPnCTL1.TPnEST bit) to 1 is
used as the trigger.
Remark n = 0 to 5
m = 0, 1
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 283
Figure 7-26. Setting of Registers in One-Shot Pulse Output Mode (1/2)
(a) TMPn control register 0 (TPnCTL0)
0/1 0 0 0 0
TPnCTL0
Select count clock
0: Stop counting
1: Enable counting
0/1 0/1 0/1
TPnCKS2 TPnCKS1 TPnCKS0TPnCE
(b) TMPn control register 1 (TPnCTL1)
0 0/1 0 0 0
TPnCTL1
0: Operate on count clock
selected by TPnCKS0 to
TPnCKS2 bits
Generate software trigger
when 1 is written
011
TPnMD2 TPnMD1 TPnMD0TPnEEETPnEST
0, 1, 1:
One-shot pulse output mode
(c) TMPn I/O control register 0 (TPnIOC0)
0 0 0 0 0/1
TPnIOC0
0: Disable TOPn0 pin output
1: Enable TOPn0 pin output
Setting of TOPn0 pin output level
in status of waiting for external trigger
0: Low level
1: High level
0: Disable TOPn1 pin output
1: Enable TOPn1 pin output
Setting of TOPn1 pin output level
in status of waiting for external trigger
0: Low level
1: High level
0/1 0/1 0/1Note
TPnOE1 TPnOL0 TPnOE0TPnOL1
TOPn1 pin output
16-bit counter
• When TPnOL1 bit = 0
TOPn1 pin output
16-bit counter
• When TPnOL1 bit = 1
Note Clear this bit to 0 when the TOPn0 pin is not used in the one-shot pulse output mode.
<R>
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
284
Figure 7-26. Setting of Registers in One-Shot Pulse Output Mode (2/2)
(d) TMPn I/O control register 2 (TPnIOC2)
00000
TPnIOC2
Select valid edge of external
trigger input (TIPn0 pin)
0 0/1 0/1
TPnEES0 TPnETS1 TPnETS0TPnEES1
(e) TMPn counter read buffer register (TPnCNT)
The value of the 16-bit counter can be read by reading the TPnCNT register.
(f) TMPn capture/compare registers 0 and 1 (TPnCCR0 and TPnCCR1)
If D0 is set to the TPnCCR0 register and D1 to the TPnCCR1 register, the active level width and output
delay period of the one-shot pulse are as follows.
Active level width = (D0 − D1 + 1) × Count clock cycle
Output delay period = D1 × Count clock cycle
Caution The one-shot pulse is not output if the set value of the TPnCCR1 register is greater
than the set value of the TPnCCR0 register in the one-shot pulse output mode.
Remarks 1. TMPn I/O control register 1 (TPnIOC1) and TMPn option register 0 (TPnOPT0) are not
used in the one-shot pulse output mode.
2. n = 0 to 5
<R>
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 285
(1) Operation flow in one-shot pulse output mode
Figure 7-27. Software Processing Flow in One-Shot Pulse Output Mode
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
INTTPnCC0 signal
TPnCCR1 register
INTTPnCC1 signal
TOPn1 pin output
External trigger input
(TIPn0 pin input)
<1> <3>
TPnCE bit = 1
Register initial setting
TPnCTL0 register
(TPnCKS0 to TPnCKS2 bits)
TPnCTL1 register,
TPnIOC0 register,
TPnIOC2 register,
TPnCCR0 register,
TPnCCR1 register
Initial setting of these
registers is performed
before setting the
TPnCE bit to 1.
The TPnCKS0 to
TPnCKS2 bits can be
set at the same time
when counting has been
started (TPnCE bit = 1).
Trigger wait status
START
<1> Count operation start flow
TPnCE bit = 0 Count operation is
stopped
STOP
<3> Count operation stop flow
D
10
D
00
D
11
D
01
D
00
D
10
D
11
<2>
D
01
Setting of TPnCCR0, TPnCCR1
registers
As rewriting the
TPnCCRm register
immediately forwards
to the CCRm buffer
register, rewriting
immediately after
the generation of the
INTTPnCC0 signal
is recommended.
<2> TPnCCR0, TPnCCR1 register setting change flow
Remark n = 0 to 5
m = 0, 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
286
(2) Operation timing in one-shot pulse output mode
(a) Note on rewriting TPnCCRm register
When the value of the TPnCCRm register is rewritten to a smaller value during counting, the 16-bit counter
may overflow. If there is a possibility of overflow, stop counting and then change the set value.
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
INTTPnCC0 signal
TPnCCR1 register
INTTPnCC1 signal
TOPn1 pin output
External trigger input
(TIPn0 pin input)
D10 D11
D00 D01
D00
D10 D10 D10 D01
D11
D00 D00
Delay
(D10)
Active level width
(D00 − D10 + 1)
Delay
(D10)
Active level width
(D00 − D10 + 1)
Delay
(10000H + D11)
Active level width
(D01 − D11 + 1)
TOPn0 pin output
(only when software
trigger is used)
When the TPnCCR0 register is rewritten from D00 to D01 and the TPnCCR1 register from D10 to D11 where
D00 > D01 and D10 > D11, if the TPnCCR1 register is rewritten when the count value of the 16-bit counter is
greater than D11 and less than D10 and if the TPnCCR0 register is rewritten when the count value is greater
than D01 and less than D00, each set value is reflected as soon as the register has been rewritten and
compared with the count value. The counter counts up to FFFFH and then counts up again from 0000H.
When the count value matches D11, the counter generates the INTTPnCC1 signal and asserts the TOPn1
pin. When the count value matches D01, the counter generates the INTTPnCC0 signal, deasserts the
TOPn1 pin, and stops counting.
Therefore, the counter may output a pulse with a delay period or active period different from that of the
one-shot pulse that is originally expected.
Remark n = 0 to 5
m = 0, 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 287
(b) Generation timing of compare match interrupt request signal (INTTPnCC1)
The generation timing of the INTTPnCC1 signal in the one-shot pulse output mode is different from other
mode INTTPnCC1 signals; the INTTPnCC1 signal is generated when the count value of the 16-bit counter
matches the value of the TPnCCR1 register.
Count clock
16-bit counter
TPnCCR1 register
TOPn1 pin output
INTTPnCC1 signal
D
1
D
1
− 2D
1
− 1D
1
D
1
+ 1 D
1
+ 2
Remark n = 0 to 5
Usually, the INTTPnCC1 signal is generated when the 16-bit counter counts up next time after its count
value matches the value of the TPnCCR1 register.
In the one-shot pulse output mode, however, it is generated one clock earlier. This is because the timing is
changed to match the change timing of the TOPn1 pin.
Remark n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
288
7.6.5 PWM output mode (TPnMD2 to TPnMD0 bits = 100)
In the PWM output mode, a PWM waveform is output from the TOPn1 pin when the TPnCTL0.TPnCE bit is set to 1.
In addition, a square wave with a duty factor of 50% with the set value of the TPnCCR0 register + 1 as half its cycle
is output from the TOPn0 pin.
Figure 7-28. Configuration in PWM Output Mode
CCR0 buffer register
TPnCE bit
TPnCCR0 register
16-bit counter
TPnCCR1 register
CCR1 buffer register
Clear
Match signal
Match signal INTTPnCC0 signal
Output
controller
(RS-FF)
Output
controller
TOPn1 pin
INTTPnCC1 signal
TOPn0 pin
Note
Count
start
control
Transfer
Transfer
S
R
Count
clock
selection
Internal count clock
TIPn0 pin
Note
(external event
count input)
Edge
detector
Note Because the external event count input pin (TIPn0) and timer output pin (TOPn0) share the
same alternate-function pin, two or more functions cannot be used at the same time.
Remark n = 0 to 5
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 289
Figure 7-29. Basic Timing in PWM Output Mode
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
CCR0 buffer register
INTTPnCC0 signal
TOPn0 pin output
TPnCCR1 register
CCR1 buffer register
INTTPnCC1 signal
TOPn1 pin output
D10
D00
D00 D01
D00
D10 D11
D10 D11
D01
D10 D10
D00 D00 D11D11
D01 D01
Active period
(D10)
Cycle
(D00 + 1)
Inactive period
(D00 - D10 + 1)
When the TPnCE bit is set to 1, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a
PWM waveform from the TOPn1 pin.
The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.
Active level width = (Set value of TPnCCR1 register ) × Count clock cycle
Cycle = (Set value of TPnCCR0 register + 1) × Count clock cycle
Duty factor = (Set value of TPnCCR1 register)/(Set value of TPnCCR0 register + 1)
The PWM waveform can be changed by rewriting the TPnCCRm register while the counter is operating. The newly
written value is reflected when the count value of the 16-bit counter matches the value of the CCR0 buffer register and
the 16-bit counter is cleared to 0000H.
The compare match interrupt request signal INTTPnCC0 is generated when the 16-bit counter counts next time
after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The
compare match interrupt request signal INTTPnCC1 is generated when the count value of the 16-bit counter matches
the value of the CCR1 buffer register.
The value set to the TPnCCRm register is transferred to the CCRm buffer register when the count value of the 16-
bit counter matches the value of the CCRm buffer register and the 16-bit counter is cleared to 0000H.
Remark n = 0 to 5, m = 0, 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
290
Figure 7-30. Setting of Registers in PWM Output Mode (1/2)
(a) TMPn control register 0 (TPnCTL0)
0/1 0 0 0 0
TPnCTL0
Select count clock
Note
0: Stop counting
1: Enable counting
0/1 0/1 0/1
TPnCKS2 TPnCKS1 TPnCKS0TPnCE
Note The setting is invalid when the TPnCTL1.TPnEEE bit = 1.
(b) TMPn control register 1 (TPnCTL1)
0 0 0/1 0 0
TPnCTL1 100
TPnMD2 TPnMD1 TPnMD0TPnEEETPnEST
1, 0, 0:
PWM output mode
0: Operate on count clock
selected by TPnCKS0 to
TPnCKS2 bits
1: Count external event
input signal
(c) TMPn I/O control register 0 (TPnIOC0)
0 0 0 0 0/1
TPnIOC0
0: Disable TOPn0 pin output
1: Enable TOPn0 pin output
Setting of TOPn0 pin output level
before count operation
0: Low level
1: High level
0: Disable TOPn1 pin output
1: Enable TOPn1 pin output
Setting of TOPn1 pin output level
before count operation
0: Low level
1: High level
0/1 0/1 0/1Note
TPnOE1 TPnOL0 TPnOE0TPnOL1
TOPn1 pin output
16-bit counter
• When TPnOL1 bit = 0
TOPn1 pin output
16-bit counter
• When TPnOL1 bit = 1
Note Clear this bit to 0 when the TOPn0 pin is not used in the PWM output mode.
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 291
Figure 7-30. Register Setting in PWM Output Mode (2/2)
(d) TMPn I/O control register 2 (TPnIOC2)
0 0 0 0 0/1
TPnIOC2
Select valid edge
of external event
count input (TIPn0 pin).
0/1 0 0
TPnEES0 TPnETS1 TPnETS0TPnEES1
(e) TMPn counter read buffer register (TPnCNT)
The value of the 16-bit counter can be read by reading the TPnCNT register.
(f) TMPn capture/compare registers 0 and 1 (TPnCCR0 and TPnCCR1)
If D0 is set to the TPnCCR0 register and D1 to the TPnCCR1 register, the cycle and active level of the
PWM waveform are as follows.
Cycle = (D0 + 1) × Count clock cycle
Active level width = D1 × Count clock cycle
Remarks 1. TMPn I/O control register 1 (TPnIOC1) and TMPn option register 0 (TPnOPT0) are not
used in the PWM output mode.
2. n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
292
(1) Operation flow in PWM output mode
Figure 7-31. Software Processing Flow in PWM Output Mode (1/2)
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
CCR0 buffer register
INTTPnCC0 signal
TOPn0 pin output
TPnCCR1 register
CCR1 buffer register
INTTPnCC1 signal
TOPn1 pin output
D
10
D
00
D
00
D
01
D
00
D
00
D
10
D
10
D
11
D
10
D
10
D
10
D
11
D
10
D
01
D
00
D
10
D
10
D
00
D
10
D
00
D
11
D
11
D
01
D
01
D
01
<1> <2> <3> <4> <5>
Remark n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 293
Figure 7-31. Software Processing Flow in PWM Output Mode (2/2)
TPnCE bit = 1
Setting of TPnCCR0 register
Register initial setting
TPnCTL0 register
(TPnCKS0 to TPnCKS2 bits)
TPnCTL1 register,
TPnIOC0 register,
TPnIOC2 register,
TPnCCR0 register,
TPnCCR1 register
Initial setting of these
registers is performed
before setting the
TPnCE bit to 1.
The TPnCKS0 to
TPnCKS2 bits can be
set at the same time
when counting is
enabled (TPnCE bit = 1).
Writing the same value
(same as preset value
of the TPnCCR1 register)
to the TPnCCR1 register
is necessary only when
the set cycle is changed.
When the counter is
cleared after setting,
the value of the TPnCCRm
register is transferred to the
CCRm buffer register.
START
Setting of TPnCCR1 register
<1> Count operation start flow
<2> TPnCCR0, TPnCCR1 register setting change flow
(frequency only)
Setting of TPnCCR0 register
When the counter is
cleared after setting,
the value of the TPnCCRm
register is transferred to the
CCRm buffer register.
Setting of TPnCCR1 register
<4> TPnCCR0, TPnCCR1 register setting change flow
(frequency and duty)
Only writing of the TPnCCR1
register must be performed
when the set duty factor is
changed. When the counter is
cleared after setting, the
value of compare register m
is transferred to the CCRm
buffer register.
Setting of TPnCCR1 register
<3> TPnCCR0, TPnCCR1 register setting change flow
(duty only)
TPnCE bit = 0 Counting is stopped.
STOP
<5> Count operation stop flow
Remark n = 0 to 5
m = 0, 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
294
(2) PWM output mode operation timing
(a) Changing pulse width during operation
To change the PWM waveform while the counter is operating, write the TPnCCR1 register last.
Rewrite the TPnCCRa register after writing the TPnCCR1 register after the INTTPnCC1 signal is detected.
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
CCR0 buffer register
TPnCCR1 register
CCR1 buffer register
TOPn1 pin output
INTTPnCC0 signal
D
10
D
00
D
00
D
01
D
00
D
10
D
11
D
10
D
11
D
01
D
10
D
10
D
00
D
00
D
11
D
11
D
01
D
01
To transfer data from the TPnCCRm register to the CCRm buffer register, the TPnCCR1 register must be
written.
To change both the cycle and active level of the PWM waveform at this time, first set the cycle to the
TPnCCR0 register and then set the active level to the TPnCCR1 register.
To change only the cycle of the PWM waveform, first set the cycle to the TPnCCR0 register, and then write
the same value (same as preset value of the TPnCCR1 register) to the TPnCCR1 register.
To change only the active level width (duty factor) of the PWM waveform, only the TPnCCR1 register has
to be set.
After data is written to the TPnCCR1 register, the value written to the TPnCCRm register is transferred to
the CCRm buffer register in synchronization with clearing of the 16-bit counter, and is used as the value
compared with the 16-bit counter.
To write the TPnCCR0 or TPnCCR1 register again after writing the TPnCCR1 register once, do so after the
INTTPnCC0 signal is generated. Otherwise, the value of the CCRm buffer register may become undefined
because the timing of transferring data from the TPnCCRm register to the CCRm buffer register conflicts
with writing the TPnCCRm register.
Remark n = 0 to 5, m = 0, 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 295
(b) 0%/100% output of PWM waveform
To output a 0% waveform, set the TPnCCR1 register to 0000H. The 16-bit counter is cleared to 0000H
and the INTTPnCC0 and INTTPnCC1 signals are generated at the next timing after a match between the
count value of the 16-bit counter and the value of the CCR0 buffer register.
Count clock
16-bit counter
TPnCE bit
TPnCCR0 register
TPnCCR1 register
INTTPnCC0 signal
INTTPnCC1 signal
TOPn1 pin output
D
00
0000H
D
00
0000H
D
00
0000H
D
00
− 1D
00
0000FFFF 0000 D
00
− 1D
00
00000001
L
Remark n = 0 to 5
To output a 100% waveform, set a value of (set value of TPnCCR0 register + 1) to the TPnCCR1 register.
If the set value of the TPnCCR0 register is FFFFH, 100% output cannot be produced.
D
00
D
00
+ 1
D
00
D
00
+ 1
D
00
D
00
+ 1
D
00
0000FFFF 0000 D
00
00000001
Count clock
16-bit counter
TPnCE bit
TPnCCR0 register
TPnCCR1 register
INTTPnCC0 signal
INTTPnCC1 signal
TOPn1 pin output
D
00
− 1D
00
− 1
L
Remark n = 0 to 5
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
296
(c) Generation timing of compare match interrupt request signal (INTTPnCC1)
The timing of generation of the INTTPnCC1 signal in the PWM output mode differs from the timing of other
mode INTTPnCC1 signals; the INTTPnCC1 signal is generated when the count value of the 16-bit counter
matches the value of the TPnCCR1 register.
Count clock
16-bit counter
TPnCCR1 register
TOPn1 pin output
INTTPnCC1 signal
D
1
D
1
− 2D
1
− 1D
1
D
1
+ 1 D
1
+ 2
Remark n = 0 to 5
Usually, the INTTPnCC1 signal is generated in synchronization with the next counting up after the count
value of the 16-bit counter matches the value of the TPnCCR1 register.
In the PWM output mode, however, it is generated one clock earlier. This is because the timing is changed
to match the change timing of the output signal of the TOPn1 pin.
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 297
7.6.6 Free-running timer mode (TPnMD2 to TPnMD0 bits = 101)
In the free-running timer mode, 16-bit timer/event counter P starts counting when the TPnCTL0.TPnCE bit is set to
1. At this time, the TPnCCRm register can be used as a compare register or a capture register, depending on the
setting of the TPnOPT0.TPnCCS0 and TPnOPT0.TPnCCS1 bits.
Figure 7-32. Configuration in Free-Running Timer Mode
TPnCCR0 register
(capture)
TPnCE bit
TPnCCR1 register
(compare)
16-bit counter
TPnCCR1 register
(compare)
TPnCCR0 register
(capture)
Output
controller
TPnCCS0, TPnCCS1 bits
(capture/compare selection)
TOPn0 pinNote 1
Output
controller TOPn1 pinNote 2
Edge
detector
Count
clock
selection
Edge
detector
Edge
detector
TIPn0 pinNote 1
(external event
count input/
capture
trigger input)
TIPn1 pinNote 2
(capture
trigger input)
Internal count clock
0
1
0
1
INTTPnOV signal
INTTPnCC1 signal
INTTPnCC0 signal
Notes 1. Because the external event count input pin (TIPn0), capture trigger input pin (TIPn0), and
timer output pin (TOPn0) share the same alternate-function pin, two or more functions
cannot be used at the same time.
2. Because the capture trigger input pin (TIPn1) and timer output pin (TOPn1) are the same
alternate-function pin, two or more functions cannot be used at the same time.
Remark n = 0 to 5
m = 0, 1
<R>
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
298
• Compare operation
When the TPnCE bit is set to 1, 16-bit timer/event counter P starts counting, and the output signals of the TOPn0
and TOPn1 pins are inverted. When the count value of the 16-bit counter later matches the set value of the
TPnCCRm register, a compare match interrupt request signal (INTTPnCCm) is generated, and the output signals
of the TOPnm pins are inverted.
The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFFH, it
generates an overflow interrupt request signal (INTTPnOV) at the next clock, is cleared to 0000H, and continues
counting. At this time, the overflow flag (TPnOPT0.TPnOVF bit) is also set to 1. Confirm that the overflow flag is
set to 1 and then clear it to 0 by executing the CLR instruction via software.
The TPnCCRm register can be rewritten while the counter is operating. If it is rewritten, the new value is
reflected at that time by anytime write, and compared with the count value.
Figure 7-33. Basic Timing in Free-Running Timer Mode (Compare Function)
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
INTTPnCC0 signal
TOPn0 pin output
TPnCCR1 register
INTTPnCC1 signal
TOPn1 pin output
INTTPnOV signal
TPnOVF bit
D00 D01
D10 D11
D00
D10 D10 D11 D11 D11
D00 D01 D01
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
Remark n = 0 to 5
m = 0, 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 299
• Capture operation
When the TPnCE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIPnm pin is
detected, the count value of the 16-bit counter is stored in the TPnCCRm register, and a capture interrupt request
signal (INTTPnCCm) is generated.
The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFFH, it
generates an overflow interrupt request signal (INTTPnOV) at the next clock, is cleared to 0000H, and continues
counting. At this time, the overflow flag (TPnOPT0.TPnOVF bit) is also set to 1. Confirm that the overflow flag is
set to 1 and then clear it to 0 by executing the CLR instruction via software.
Figure 7-34. Basic Timing in Free-Running Timer Mode (Capture Function)
FFFFH
16-bit counter
0000H
TPnCE bit
TIPn0 pin input
TPnCCR0 register
INTTPnCC0 signal
TIPn1 pin input
TPnCCR1 register
INTTPnCC1 signal
INTTPnOV signal
TPnOVF bit
D
00
D
01
D
02
D
03
D
10
D
00
D
01
D
02
D
03
D
11
D
12
D
13
D
10
D
11
D
12
D
13
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
Remark n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
300
Figure 7-35. Register Setting in Free-Running Timer Mode (1/3)
(a) TMPn control register 0 (TPnCTL0)
0/1 0 0 0 0
TPnCTL0
Select count clock
Note
0: Stop counting
1: Enable counting
0/1 0/1 0/1
TPnCKS2 TPnCKS1 TPnCKS0TPnCE
Note The setting is invalid when the TPnCTL1.TPnEEE bit = 1
(b) TMPn control register 1 (TPnCTL1)
0 0 0/1 0 0
TPnCTL1 101
TPnMD2 TPnMD1 TPnMD0TPnEEETPnEST
1, 0, 1:
Free-running timer mode
0: Operate with count
clock selected by
TPnCKS0 to TPnCKS2 bits
1: Count on external
event count input signal
(c) TMPn I/O control register 0 (TPnIOC0)
0 0 0 0 0/1
TPnIOC0
0: Disable TOPn0 pin output
1: Enable TOPn0 pin output
Setting output level of TOPn0 pin
before count operation
0: Low level
1: High level
0: Disable TOPn1 pin output
1: Enable TOPn1 pin output
Setting output level of TOPn1 pin
before count operation
0: Low level
1: High level
0/1 0/1 0/1
TPnOE1 TPnOL0 TPnOE0TPnOL1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 301
Figure 7-35. Register Setting in Free-Running Timer Mode (2/3)
(d) TMPn I/O control register 1 (TPnIOC1)
0 0 0 0 0/1
TPnIOC1
Select valid edge
of TIPn0 pin inputNote
Select valid edge
of TIPn1 pin input
0/1 0/1 0/1
TPnIS2 TPnIS1 TPnIS0TPnIS3
Note Set the valid edge selection of the unused alternate external input signals to “No edge detection”.
(e) TMPn I/O control register 2 (TPnIOC2)
0 0 0 0 0/1
TPnIOC2
Select valid edge of
external event count
input (TIPn0 pin)
Note
0/1 0 0
TPnEES0 TPnETS1 TPnETS0TPnEES1
Note Set the valid edge selection of the unused alternate external input signals to “No edge detection”.
(f) TMPn option register 0 (TPnOPT0)
0 0 0/1 0/1 0
TPnOPT0
Overflow flag
Specifies if TPnCCR0
register functions as
capture or compare register
0: Compare register
1: Capture register
Specifies if TPnCCR1
register functions as
capture or compare register
0: Compare register
1: Capture register
0 0 0/1
TPnCCS0
TPnOVF
TPnCCS1
(g) TMPn counter read buffer register (TPnCNT)
The value of the 16-bit counter can be read by reading the TPnCNT register.
<R>
<R>
<R>
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
302
Figure 7-35. Register Setting in Free-Running Timer Mode (3/3)
(h) TMPn capture/compare registers 0 and 1 (TPnCCR0 and TPnCCR1)
These registers function as capture registers or compare registers depending on the setting of the
TPnOPT0.TPnCCSm bit.
When the registers function as capture registers, they store the count value of the 16-bit counter when
the valid edge input to the TIPnm pin is detected.
When the registers function as compare registers and when Dm is set to the TPnCCRm register, the
INTTPnCCm signal is generated when the counter reaches (Dm + 1), and the output signal of the
TOPnm pin is inverted.
Remark n = 0 to 5
m = 0, 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 303
(1) Operation flow in free-running timer mode
(a) When using capture/compare register as compare register
Figure 7-36. Software Processing Flow in Free-Running Timer Mode (Compare Function) (1/2)
D
00
D
01
D
10
D
11
D
00
D
10
D
10
D
11
D
11
D
11
D
00
D
01
D
01
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
<1>
<2> <2> <2>
<3>
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
INTTPnCC0 signal
TOPn0 pin output
TPnCCR1 register
INTTPnCC1 signal
TOPn1 pin output
INTTPnOV signal
TPnOVF bit
Remark n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
304
Figure 7-36. Software Processing Flow in Free-Running Timer Mode (Compare Function) (2/2)
TPnCE bit = 1
Read TPnOPT0 register
(check overflow flag).
Register initial setting
TPnCTL0 register
(TPnCKS0 to TPnCKS2 bits)
TPnCTL1 register,
TPnIOC0 register,
TPnIOC2 register,
TPnOPT0 register,
TPnCCR0 register,
TPnCCR1 register
Initial setting of these registers
is performed before the TPnCE
bit is set to 1.
The TPnCKS0 to TPnCKS2 bits
can be set when counting starts
(TPnCE bit = 1).
START
Execute instruction to clear
TPnOVF bit (CLR TPnOVF).
<1> Count operation start flow
<2> Overflow flag clear flow
TPnCE bit = 0
Counter is initialized and
counting is stopped by
clearing TPnCE bit to 0.
STOP
<3> Count operation stop flow
TPnOVF bit = 1 No
Yes
Remark n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 305
(b) When using capture/compare register as capture register
Figure 7-37. Software Processing Flow in Free-Running Timer Mode (Capture Function) (1/2)
FFFFH
16-bit counter
0000H
TPnCE bit
TIPn0 pin input
TPnCCR0 register
INTTPnCC0 signal
TIPn1 pin input
TPnCCR1 register
INTTPnCC1 signal
INTTPnOV signal
TPnOVF bit
D
00
0000 0000D
01
D
02
D
03
D
10
D
00
D
01
D
02
D
03
D
11
D
12
D
10
0000 D
11
D
12
0000
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction <3><1>
<2> <2>
Remark n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
306
Figure 7-37. Software Processing Flow in Free-Running Timer Mode (Capture Function) (2/2)
TPnCE bit = 1
Read TPnOPT0 register
(check overflow flag).
Register initial setting
TPnCTL0 register
(TPnCKS0 to TPnCKS2 bits)
TPnCTL1 register,
TPnIOC1 register,
TPnOPT0 register
Initial setting of these registers
is performed before the TPnCE
bit is set to 1.
The TPnCKS0 to TPnCKS2 bits can
be set when counting starts
(TPnCE bit = 1).
START
Execute instruction to clear
TPnOVF bit (CLR TPnOVF).
<1> Count operation start flow
<2> Overflow flag clear flow
TPnCE bit = 0
Counter is initialized and
counting is stopped by
clearing TPnCE bit to 0.
STOP
<3> Count operation stop flow
TPnOVF bit = 1 No
Yes
Remark n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 307
(2) Operation timing in free-running timer mode
(a) Interval operation with compare register
When 16-bit timer/event counter P is used as an interval timer with the TPnCCRm register used as a
compare register, software processing is necessary for setting a comparison value to generate the next
interrupt request signal each time the INTTPnCCm signal has been detected.
FFFFH
16-bit counter
0000H
TPnCE bit
TPnCCR0 register
INTTPnCC0 signal
TOPn0 pin output
TPnCCR1 register
INTTPnCC1 signal
TOPn1 pin output
D
00
D
01
D
02
D
03
D
04
D
05
D
10
D
00
D
11
D
01
D
12
D
04
D
13
D
02
D
03
D
11
D
10
D
12
D
13
D
14
Interval period
(D
10
+ 1)
Interval period
(10000H
+
D
11
−
D
10
)
Interval period
(10000H
+
D
12
−
D
11
)
Interval period
(10000H
+
D
13
−
D
12
)
Interval period
(D
00
+ 1)
Interval period
(10000H +
D
01
− D
00
)
Interval period
(D
02
− D
01
)
Interval period
(10000H +
D
03
− D
02
)
Interval period
(10000H +
D
04
− D
03
)
When performing an interval operation in the free-running timer mode, two intervals can be set with one
channel.
To perform the interval operation, the value of the corresponding TPnCCRm register must be re-set in the
interrupt servicing that is executed when the INTTPnCCm signal is detected.
The set value for re-setting the TPnCCRm register can be calculated by the following expression, where
“Dm” is the interval period.
Compare register default value: Dm − 1
Value set to compare register second and subsequent time: Previous set value + Dm
(If the calculation result is greater than FFFFH, subtract 10000H from the result and set this value to the
register.)
Remark n = 0 to 5
m = 0, 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
308
(b) Pulse width measurement with capture register
When pulse width measurement is performed with the TPnCCRm register used as a capture register,
software processing is necessary for reading the capture register each time the INTTPnCCm signal has
been detected and for calculating an interval.
FFFFH
16-bit counter
0000H
TPnCE bit
TIPn0 pin input
TPnCCR0 register
INTTPnCC0 signal
TIPn1 pin input
TPnCCR1 register
INTTPnCC1 signal
INTTPnOV signal
TPnOVF bit
0000H D00 D01 D02 D03 D04
D10
D00 D11
D01 D12 D04
D13
D02
D03
D100000H D11 D12 D13
Pulse interval
(D
00
)
Pulse interval
(10000H +
D
01
− D
00
)
Pulse interval
(D
02
− D
01
)
Pulse interval
(10000H +
D
03
− D
02
)
Pulse interval
(10000H +
D
04
− D
03
)
Pulse interval
(D
10
)
Pulse interval
(10000H +
D
11
− D
10
)
Pulse interval
(10000H +
D
12
− D
11
)
Pulse interval
(10000H +
D
13
− D
12
)
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
When executing pulse width measurement in the free-running timer mode, two pulse widths can be
measured with one channel.
To measure a pulse width, the pulse width can be calculated by reading the value of the TPnCCRm
register in synchronization with the INTTPnCCm signal, and calculating the difference between the read
value and the previously read value.
Remark n = 0 to 5
m = 0, 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 309
(c) Processing of overflow when two capture registers are used
Care must be exercised in processing the overflow flag when two capture registers are used. First, an
example of incorrect processing is shown below.
Example of incorrect processing when two capture registers are used
FFFFH
16-bit counter
0000H
TPnCE bit
TIPn0 pin input
TPnCCR0 register
TIPn1 pin input
TPnCCR1 register
INTTPnOV signal
TPnOVF bit
D
00
D
01
D
10
D
11
D
10
<1> <2> <3> <4>
D
00
D
11
D
01
The following problem may occur when two pulse widths are measured in the free-running timer mode.
<1> Read the TPnCCR0 register (setting of the default value of the TIPn0 pin input).
<2> Read the TPnCCR1 register (setting of the default value of the TIPn1 pin input).
<3> Read the TPnCCR0 register.
Read the overflow flag. If the overflow flag is 1, clear it to 0.
Because the overflow flag is 1, the pulse width can be calculated by (10000H + D01 − D00).
<4> Read the TPnCCR1 register.
Read the overflow flag. Because the flag is cleared in <3>, 0 is read.
Because the overflow flag is 0, the pulse width can be calculated by (D11 − D10) (incorrect).
Remark n = 0 to 5
When two capture registers are used, and if the overflow flag is cleared to 0 by one capture register, the
other capture register may not obtain the correct pulse width.
Use software when using two capture registers. An example of how to use software is shown below.
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
310
(1/2)
Example when two capture registers are used (using overflow interrupt)
FFFFH
16-bit counter
0000H
TPnCE bit
INTTPnOV signal
TPnOVF bit
TPnOVF0 flag
Note
TIPn0 pin input
TPnCCR0 register
TPnOVF1 flag
Note
TIPn1 pin input
TPnCCR1 register D
10
D
11
D
00
D
01
D
10
<1> <2> <5> <6><3> <4>
D
00
D
11
D
01
Note The TPnOVF0 and TPnOVF1 flags are set on the internal RAM by software.
<1> Read the TPnCCR0 register (setting of the default value of the TIPn0 pin input).
<2> Read the TPnCCR1 register (setting of the default value of the TIPn1 pin input).
<3> An overflow occurs. Set the TPnOVF0 and TPnOVF1 flags to 1 in the overflow interrupt servicing,
and clear the overflow flag to 0.
<4> Read the TPnCCR0 register.
Read the TPnOVF0 flag. If the TPnOVF0 flag is 1, clear it to 0.
Because the TPnOVF0 flag is 1, the pulse width can be calculated by (10000H + D01 − D00).
<5> Read the TPnCCR1 register.
Read the TPnOVF1 flag. If the TPnOVF1 flag is 1, clear it to 0 (the TPnOVF0 flag is cleared in
<4>, and the TPnOVF1 flag remains 1).
Because the TPnOVF1 flag is 1, the pulse width can be calculated by (10000H + D11 − D10)
(correct).
<6> Same as <3>
Remark n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 311
(2/2)
Example when two capture registers are used (without using overflow interrupt)
FFFFH
16-bit counter
0000H
TPnCE bit
INTTPnOV signal
TPnOVF bit
TPnOVF0 flag
Note
TIPn0 pin input
TPnCCR0 register
TPnOVF1 flag
Note
TIPn1 pin input
TPnCCR1 register D
10
D
11
D
00
D
01
D
10
<1> <2> <5> <6><3> <4>
D
00
D
11
D
01
L
Note The TPnOVF0 and TPnOVF1 flags are set on the internal RAM by software.
<1> Read the TPnCCR0 register (setting of the default value of the TIPn0 pin input).
<2> Read the TPnCCR1 register (setting of the default value of the TIPn1 pin input).
<3> An overflow occurs. Nothing is done by software.
<4> Read the TPnCCR0 register.
Read the overflow flag. If the overflow flag is 1, set only the TPnOVF1 flag to 1, and clear the
overflow flag to 0.
Because the overflow flag is 1, the pulse width can be calculated by (10000H + D01 − D00).
<5> Read the TPnCCR1 register.
Read the overflow flag. Because the overflow flag is cleared in <4>, 0 is read.
Read the TPnOVF1 flag. If the TPnOVF1 flag is 1, clear it to 0.
Because the TPnOVF1 flag is 1, the pulse width can be calculated by (10000H + D11 − D10)
(correct).
<6> Same as <3>
Remark n = 0 to 5
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
312
(d) Processing of overflow if capture trigger interval is long
If the pulse width is greater than one cycle of the 16-bit counter, care must be exercised because an
overflow may occur more than once from the first capture trigger to the next. First, an example of incorrect
processing is shown below.
Example of incorrect processing when capture trigger interval is long
FFFFH
16-bit counter
0000H
TPnCE bit
TIPnm pin input
TPnCCRm register
INTTPnOV signal
TPnOVF bit
D
m0
D
m1
D
m0
D
m1
<1> <2> <3> <4>
1 cycle of 16-bit counter
Pulse width
The following problem may occur when long pulse width is measured in the free-running timer mode.
<1> Read the TPnCCRm register (setting of the default value of the TIPnm pin input).
<2> An overflow occurs. Nothing is done by software.
<3> An overflow occurs a second time. Nothing is done by software.
<4> Read the TPnCCRm register.
Read the overflow flag. If the overflow flag is 1, clear it to 0.
Because the overflow flag is 1, the pulse width can be calculated by (10000H + Dm1 − Dm0)
(incorrect).
Actually, the pulse width must be (20000H + Dm1 − Dm0) because an overflow occurs twice.
Remark n = 0 to 5
m = 0, 1
If an overflow occurs twice or more when the capture trigger interval is long, the correct pulse width may
not be obtained.
If the capture trigger interval is long, slow the count clock to lengthen one cycle of the 16-bit counter, or
use software. An example of how to use software is shown next.
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 313
Example when capture trigger interval is long
FFFFH
16-bit counter
0000H
TPnCE bit
TIPnm pin input
TPnCCRm register
INTTPnOV signal
TPnOVF bit
Overflow
counterNote
Dm0 Dm1
1H0H 2H 0H
Dm0
Dm1
<1> <2> <3> <4>
1 cycle of 16-bit counter
Pulse width
Note The overflow counter is set arbitrarily by software on the internal RAM.
<1> Read the TPnCCRm register (setting of the default value of the TIPnm pin input).
<2> An overflow occurs. Increment the overflow counter and clear the overflow flag to 0 in the overflow
interrupt servicing.
<3> An overflow occurs a second time. Increment (+1) the overflow counter and clear the overflow flag
to 0 in the overflow interrupt servicing.
<4> Read the TPnCCRm register.
Read the overflow counter.
→ When the overflow counter is “N”, the pulse width can be calculated by (N × 10000H + Dm1 –
Dm0).
In this example, the pulse width is (20000H + Dm1 – Dm0) because an overflow occurs twice.
Clear the overflow counter (0H).
Remark n = 0 to 5
m = 0, 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
314
(e) Clearing overflow flag
The overflow flag can be cleared to 0 by clearing the TPnOVF bit to 0 with the CLR instruction after
reading the TPnOVF bit when it is 1 and by writing 8-bit data (bit 0 is 0) to the TPnOPT0 register after
reading the TPnOVF bit when it is 1.
(3) Note on capture operation
If the capture operation is used and if a slow clock is selected as the count clock, FFFFH, not 0000H, may be
captured to the TPnCCRm register if the capture trigger is input immediately after the TPnCTL0.TPnCE bit is
set to 1.
Count clock
0000H
FFFFH
TPnCE bit
TPnCCR0 register FFFFH 0001H0000H
TIPn0 pin input
Capture trigger input
16-bit counter
Sampling clock
Capture trigger input
Remark n = 0 to 5
m = 0, 1
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 315
7.6.7 Pulse width measurement mode (TPnMD2 to TPnMD0 bits = 110)
In the pulse width measurement mode, 16-bit timer/event counter P starts counting when the TPnCTL0.TPnCE bit
is set to 1. Each time the valid edge input to the TIPnm pin has been detected, the count value of the 16-bit counter is
stored in the TPnCCRm register, and the 16-bit counter is cleared to 0000H.
The interval of the valid edge can be measured by reading the TPnCCRm register after a capture interrupt request
signal (INTTPnCCm) occurs.
For example, in case of Figure 7-39, select either the TIPn0 or TIPn1 pin as the capture trigger input pin, and
specify “No edge detected” by using the TPnIOC1 register for the unused pins.
Figure 7-38. Configuration in Pulse Width Measurement Mode
TPnCCR0 register
(capture)
TPnCE bit
TPnCCR1 register
(capture)
Count
clock
selection
Edge
detector
Edge
detector
TIPn0 pin
(capture
trigger input)
TIPn1 pin
(capture
trigger input)
Clear
INTTPnOV signal
INTTPnCC0 signal
INTTPnCC1 signal
16-bit counter
Caution When in pulse width measurement mode, select the internal clock (set
TPnCTL1.TPnEEE bit = 0) as the count clock.
Remark n = 0 to 5
m = 0, 1
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
316
Figure 7-39. Basic Timing in Pulse Width Measurement Mode
FFFFH
16-bit counter
0000H
TPnCE bit
TIPnm pin input
TPnCCRm register
INTTPnCCm signal
INTTPnOV signal
TPnOVF bit
D
0
0000H D
1
D
2
D
3
Cleared to 0 by
CLR instruction
Remark n = 0 to 5
m = 0, 1
When the TPnCE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIPnm pin is
later detected, the count value of the 16-bit counter is stored in the TPnCCRm register, the 16-bit counter is cleared to
0000H, and a capture interrupt request signal (INTTPnCCm) is generated.
The pulse width is calculated as follows.
Pulse width = Captured value × Count clock cycle
If the valid edge is not input to the TIPnm pin even when the 16-bit counter counted up to FFFFH, an overflow
interrupt request signal (INTTPnOV) is generated at the next count clock, and the counter is cleared to 0000H and
continues counting. At this time, the overflow flag (TPnOPT0.TPnOVF bit) is also set to 1. Clear the overflow flag to 0
by executing the CLR instruction via software.
If the overflow flag is set to 1, the pulse width can be calculated as follows.
Pulse width = (10000H × TPnOVF bit set (1) count + Captured value) × Count clock cycle
Remark n = 0 to 5
m = 0, 1
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 317
Figure 7-40. Register Setting in Pulse Width Measurement Mode (1/2)
(a) TMPn control register 0 (TPnCTL0)
0/1 0 0 0 0
TPnCTL0
Select count clock
0: Stop counting
1: Enable counting
0/1 0/1 0/1
TPnCKS2 TPnCKS1 TPnCKS0TPnCE
(b) TMPn control register 1 (TPnCTL1)
00000
TPnCTL1 110
TPnMD2 TPnMD1 TPnMD0TPnEEETPnEST
1, 1, 0:
Pulse width measurement mode
0: Operate with count
clock selected by
TPnCKS0 to TPnCKS2 bits
(c) TMPn I/O control register 1 (TPnIOC1)
0 0 0 0 0/1
TPnIOC1
Select valid edge
of TIPn0 pin input
Select valid edge
of TIPn1 pin input
0/1 0/1 0/1
TPnIS2 TPnIS1 TPnIS0TPnIS3
<R>
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
318
Figure 7-40. Register Setting in Pulse Width Measurement Mode (2/2)
(d) TMPn option register 0 (TPnOPT0)
00000
TPnOPT0
Overflow flag
0 0 0/1
TPnCCS0 TPnOVFTPnCCS1
(e) TMPn counter read buffer register (TPnCNT)
The value of the 16-bit counter can be read by reading the TPnCNT register.
(f) TMPn capture/compare registers 0 and 1 (TPnCCR0 and TPnCCR1)
These registers store the count value of the 16-bit counter when the valid edge input to the TIPnm pin
is detected.
Remarks 1. TMPn I/O control register 0 (TPnIOC0) and TMPn I/O control register 2 (TPnIOC2) are not
used in the pulse width measurement mode.
2. n = 0 to 5
m = 0, 1
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 319
(1) Operation flow in pulse width measurement mode
Figure 7-41. Software Processing Flow in Pulse Width Measurement Mode
<1> <2>
TPnCE bit = 1
TPnCE bit = 0
Register initial setting
TPnCTL0 register
(TPnCKS0 to TPnCKS2 bits),
TPnCTL1 register,
TPnIOC1 register,
TPnOPT0 register
Initial setting of these registers
is performed before the TPnCE
bit is set to 1.
The TPnCKS0 to TPnCKS2 bits can
be set when counting starts
(TPnCE bit = 1).
The counter is initialized and counting
is stopped by clearing the TPnCE bit to 0.
START
STOP
<1> Count operation start flow
<2> Count operation stop flow
FFFFH
16-bit counter
0000H
TPnCE bit
TIPn0 pin input
TPnCCR0 register
INTTPnCC0 signal
D
0
0000H 0000HD
1
D
2
Remark n = 0 to 5
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
320
(2) Operation timing in pulse width measurement mode
(a) Clearing overflow flag
The overflow flag can be cleared to 0 by clearing the TPnOVF bit to 0 with the CLR instruction after
reading the TPnOVF bit when it is 1 and by writing 8-bit data (bit 0 is 0) to the TPnOPT0 register after
reading the TPnOVF bit when it is 1.
(3) Notes
If a slow clock is selected as the count clock, FFFFH, not 0000H, may be captured to the TPnCCRm register if
the capture trigger is input immediately after the TPnCTL0.TPnCE bit has been set to 1.
Count clock
0000H
FFFFH
TPnCE bit
TPnCCR0 register FFFFH 0002H0000H
TIPn0 pin input
Capture trigger input
16-bit counter
Sampling clock
Capture trigger input
Remark n = 0 to 5
m = 0, 1
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD 321
7.7 Selector Function
In the V850ES/SG2 and V850ES/SG2-H, the TIP input/RXDA input and the TIQ input/TSOUT signal can be used to
select the capture trigger input of TMP and TMQ, respectively.
By using this function, the following become possible.
• The TIQ02 input signal of TMQ0 can be selected from the timer alternate-function pin (TIQ02 pin) of the port and
the TSOUT signal of the CAN controller.
→ If the TSOUT signal of CAN0 is selected, the time stamp function of the CAN controller can be used.
• The TIP10 and TIP11 input signals of TMP1 can be selected from the timer alternate-function pins (TIP10 and
TIP11 pins) of the port and the UARTA reception alternate-function pins (RXDA0 and RXDA1).
→ When the RXDA0 or RXDA1 signal of UART0 or UART1 is selected, the LIN reception transfer rate and baud
rate error of UARTA can be calculated.
Cautions 1. When using the selector function, set the capture trigger input of TMP or TMQ before
connecting the timer.
2. When setting the selector function, first disable the peripheral I/O to be connected
(TMP/UARTA or TMQ/CAN controller).
The capture input for the selector function is specified by the following register.
<R>
CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
User’s Manual U16541EJ5V1UD
322
(1) Selector operation control register 0 (SELCNT0)
The SELCNT0 register is an 8-bit register that selects the capture trigger for TMP1, TMP3, and TMQ0.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
0SELCNT0 0 0 ISEL4 ISEL3 0 0 ISEL0
TIP11 pin input
RXDA1 pin input
ISEL4
0
1
Selection of TIP11 input signal (TMP1)
TIP10 pin input
RXDA0 pin input
ISEL3
0
1
Selection of TIP10 input signal (TMP1)
TIQ02 pin input
TSOUT signal of CAN0
ISEL0Note
0
1
Selection of TIQ02 input signal (TMQ0)
After reset: 00H R/W Address: FFFFF308H
< > < > < >
Note The ISEL0 bit is valid only for the CAN controller version.
Cautions 1. To set the ISEL0, ISEL3, and ISEL4 bits to “1”, set the corresponding pin in the capture
input mode.
2. Be sure to clear bits 7 to 5, 2, and 1 to “0”.
User’s Manual U16541EJ5V1UD 323
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
Timer Q (TMQ) is a 16-bit timer/event counter.
The V850ES/SG2 and V850ES/SG2-H incorporate TMQ0.
8.1 Overview
An outline of TMQ0 is shown below.
• Clock selection: 8 ways
• Capture/trigger input pins: 4
• External event count input pins: 1
• External trigger input pins: 1
• Timer/counters: 1
• Capture/compare registers: 4
• Capture/compare match interrupt request signals: 4
• Overflow interrupt request signals: 1
• Timer output pins: 4
8.2 Functions
TMQ0 has the following functions.
• Interval timer
• External event counter
• External trigger pulse output
• One-shot pulse output
• PWM output
• Free-running timer
• Pulse width measurement
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
324
8.3 Configuration
TMQ0 includes the following hardware.
Table 8-1. Configuration of TMQ0
Item Configuration
Timer register 16-bit counter
Registers TMQ0 capture/compare registers 0 to 3 (TQ0CCR0 to TQ0CCR3)
TMQ0 counter read buffer register (TQ0CNT)
CCR0 to CCR3 buffer registers
Timer inputs 4 (TIQ00Note 1 to TIQ03 pins)
Timer outputs 4 (TOQ00 to TOQ03 pins)
Control registersNote 2 TMQ0 control registers 0, 1 (TQ0CTL0, TQ0CTL1)
TMQ0 I/O control registers 0 to 2 (TQ0IOC0 to TQ0IOC2)
TMQ0 option register 0 (TQ0OPT0)
Notes 1. The TIQ00 pin functions alternately as a capture trigger input signal, external event count
input signal, and external trigger input signal.
2. When using the functions of the TIQ00 to TIQ03 and TOQ00 to TOQ03 pins, see Table 4-15
Using Port Pin as Alternate-Function Pin.
Figure 8-1. Block Diagram of TMQ0
TQ0CNT
TQ0CCR0
TQ0CCR1
TQ0CCR2
TOQ00
INTTQ0OV
CCR2
buffer
register
TQ0CCR3
CCR3
buffer
register
TOQ01
TOQ02
TOQ03
INTTQ0CC0
INTTQ0CC1
INTTQ0CC2
INTTQ0CC3
f
XX
f
XX
/2
f
XX
/4
f
XX
/8
f
XX
/16
f
XX
/32
f
XX
/64
f
XX
/128
TIQ00
TIQ01
TIQ02
TIQ03
Selector
Internal bus
Internal bus
Selector
Edge detector
CCR0
buffer
register CCR1
buffer
register
16-bit counter
Output
controller
Clear
Remark f
XX: Main clock frequency
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 325
(1) 16-bit counter
This 16-bit counter can count internal clocks or external events.
The count value of this counter can be read by using the TQ0CNT register.
When the TQ0CTL0.TQ0CE bit = 0, the value of the 16-bit counter is FFFFH. If the TQ0CNT register is read at
this time, 0000H is read.
Reset sets the TQ0CE bit to 0.
(2) CCR0 buffer register
This is a 16-bit compare register that compares the count value of the 16-bit counter.
When the TQ0CCR0 register is used as a compare register, the value written to the TQ0CCR0 register is
transferred to the CCR0 buffer register. When the count value of the 16-bit counter matches the value of the
CCR0 buffer register, a compare match interrupt request signal (INTTQ0CC0) is generated.
The CCR0 buffer register cannot be read or written directly.
The CCR0 buffer register is cleared to 0000H after reset, as the TQ0CCR0 register is cleared to 0000H.
(3) CCR1 buffer register
This is a 16-bit compare register that compares the count value of the 16-bit counter.
When the TQ0CCR1 register is used as a compare register, the value written to the TQ0CCR1 register is
transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the
CCR1 buffer register, a compare match interrupt request signal (INTTQ0CC1) is generated.
The CCR1 buffer register cannot be read or written directly.
The CCR1 buffer register is cleared to 0000H after reset, as the TQ0CCR1 register is cleared to 0000H.
(4) CCR2 buffer register
This is a 16-bit compare register that compares the count value of the 16-bit counter.
When the TQ0CCR2 register is used as a compare register, the value written to the TQ0CCR2 register is
transferred to the CCR2 buffer register. When the count value of the 16-bit counter matches the value of the
CCR2 buffer register, a compare match interrupt request signal (INTTQ0CC2) is generated.
The CCR2 buffer register cannot be read or written directly.
The CCR2 buffer register is cleared to 0000H after reset, as the TQ0CCR2 register is cleared to 0000H.
(5) CCR3 buffer register
This is a 16-bit compare register that compares the count value of the 16-bit counter.
When the TQ0CCR3 register is used as a compare register, the value written to the TQ0CCR3 register is
transferred to the CCR3 buffer register. When the count value of the 16-bit counter matches the value of the
CCR3 buffer register, a compare match interrupt request signal (INTTQ0CC3) is generated.
The CCR3 buffer register cannot be read or written directly.
The CCR3 buffer register is cleared to 0000H after reset, as the TQ0CCR3 register is cleared to 0000H.
(6) Edge detector
This circuit detects the valid edges input to the TIQ00 and TIQ03 pins. No edge, rising edge, falling edge, or
both the rising and falling edges can be selected as the valid edge by using the TQ0IOC1 and TQ0IOC2
registers.
(7) Output controller
This circuit controls the output of the TOQ00 to TOQ03 pins. The output controller is controlled by the
TQ0IOC0 register.
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
326
(8) Selector
This selector selects the count clock for the 16-bit counter. Eight types of internal clocks or an external event
can be selected as the count clock.
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 327
8.4 Registers
The registers that control TMQ0 are as follows.
• TMQ0 control register 0 (TQ0CTL0)
• TMQ0 control register 1 (TQ0CTL1)
• TMQ0 I/O control register 0 (TQ0IOC0)
• TMQ0 I/O control register 1 (TQ0IOC1)
• TMQ0 I/O control register 2 (TQ0IOC2)
• TMQ0 option register 0 (TQ0OPT0)
• TMQ0 capture/compare register 0 (TQ0CCR0)
• TMQ0 capture/compare register 1 (TQ0CCR1)
• TMQ0 capture/compare register 2 (TQ0CCR2)
• TMQ0 capture/compare register 3 (TQ0CCR3)
• TMQ0 counter read buffer register (TQ0CNT)
Remark When using the functions of the TIQ00 to TIQ03 and TOQ00 to TOQ03 pins, see Table 4-15 Using Port
Pin as Alternate-Function Pin.
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
328
(1) TMQ0 control register 0 (TQ0CTL0)
The TQ0CTL0 register is an 8-bit register that controls the operation of TMQ0.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
The same value can always be written to the TQ0CTL0 register by software.
TQ0CE
TMQ0 operation disabled (TMQ0 reset asynchronously
Note
).
TMQ0 operation enabled. TMQ0 operation started.
TQ0CE
0
1
TMQ0 operation control
TQ0CTL0 0 0 0 0 TQ0CKS2 TQ0CKS1 TQ0CKS0
654321
After reset: 00H R/W Address: FFFFF540H
<7> 0
f
XX
f
XX
/2
f
XX
/4
f
XX
/8
f
XX
/16
f
XX
/32
f
XX
/64
f
XX
/128
TQ0CKS2
0
0
0
0
1
1
1
1
Internal count clock selection
TQ0CKS1
0
0
1
1
0
0
1
1
TQ0CKS0
0
1
0
1
0
1
0
1
Note The TQ0OPT0.TQ0OVF bit and 16-bit counter are reset at the same time.
In addition, the timer output pins (TOQ00 to TOQ03 pins) are reset to the status set
by the TQ0IOC0 register when the 16-bit counter is reset.
Cautions 1. Set the TQ0CKS2 to TQ0CKS0 bits when the TQ0CE bit = 0.
When the value of the TQ0CE bit is changed from 0 to 1, the
TQ0CKS2 to TQ0CKS0 bits can be set simultaneously.
2. Be sure to clear bits 3 to 6 to “0”.
Remark f
XX: Main clock frequency
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 329
(2) TMQ0 control register 1 (TQ0CTL1)
The TQ0CTL1 register is an 8-bit register that controls the operation of TMQ0.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
0
TQ0EST
0
1
Software trigger control
TQ0CTL1 TQ0EST TQ0EEE 0 0 TQ0MD2 TQ0MD1 TQ0MD0
<6> <5> 4 3 2 1
After reset: 00H R/W Address: FFFFF541H
Generate a valid signal for external trigger input.
• In one-shot pulse output mode:
A one-shot pulse is output with writing 1 to the TQ0EST bit as the trigger.
• In external trigger pulse output mode:
A PWM waveform is output with writing 1 to the TQ0EST bit as the trigger.
Disable operation with external event count input (TIQ00 pin).
(Perform counting with the count clock selected by the
TQ0CTL0.TQ0CKS0 to TQ0CKS2 bits.)
TQ0EEE
0
1
Count clock selection
The TQ0EEE bit selects whether counting is performed with the internal count clock
or the valid edge of the external event count input.
7 0
Interval timer mode
External event count mode
External trigger pulse output mode
One-shot pulse output mode
PWM output mode
Free-running timer mode
Pulse width measurement mode
Setting prohibited
TQ0MD2
0
0
0
0
1
1
1
1
Timer mode selection
TQ0MD1
0
0
1
1
0
0
1
1
TQ0MD0
0
1
0
1
0
1
0
1
Enable operation with external event count input (TIQ00pin).
(Perform counting at the valid edge of the external event count input
signal.)
−
The read value of TQ0EST bit is always 0.
Cautions 1. The TQ0EST bit is valid only in the external trigger pulse output
mode or one-shot pulse output mode. In any other mode, writing 1
to this bit is ignored.
2. External event count input is selected in the external event count
mode regardless of the value of the TQ0EEE bit.
3. Set the TQ0EEE and TQ0MD2 to TQ0MD0 bits when the
TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the
TQ0CE bit = 1.) The operation is not guaranteed when rewriting is
performed with the TQ0CE bit = 1. If rewriting was mistakenly
performed, clear the TQ0CE bit to 0 and then set the bits again.
4. Be sure to clear bits 3, 4, and 7 to “0”.
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
330
(3) TMQ0 I/O control register 0 (TQ0IOC0)
The TQ0IOC0 register is an 8-bit register that controls the timer output (TOQ00 to TOQ03 pins).
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
TQ0OL3
TQ0OLm
0
1
TOQ0m pin output level setting (m = 0 to 3)Note
TOQ0m pin high level start
TOQ0m pin low level start
TQ0IOC0 TQ0OE3 TQ0OL2 TQ0OE2 TQ0OL1 TQ0OE1 TQ0OL0 TQ0OE0
<6> 5 <4> 3 <2> 1
After reset: 00H R/W Address: FFFFF542H
TQ0OEm
0
1
TOQ0m pin output setting (m = 0 to 3)
Timer output disabled
• When TQ0OLm bit = 0: Low level is output from the TOQ0m pin
• When TQ0OLm bit = 1: High level is output from the TOQ0m pin
7 <0>
Timer output enabled (A pulse is output from the TOQ0m pin).
Note The output level of the timer output pin (TOQ0m) specified by the TQ0OLm bit is
shown below.
TQ0CE bit
TOQ0m pin output
16-bit counter
• When TQ0OLm bit = 0
TQ0CE bit
TOQ0m pin output
16-bit counter
• When TQ0OLm bit = 1
Cautions 1. The pin output changes if the setting of the TQ0IOC0 register
is rewritten when the port is set to output TOQ0m. Therefore,
note changes in the pin status by setting the port in the input
mode and making the output status of the pins a high-
impedance state.
2. Rewrite the TQ0OLm and TQ0OEm bits when the
TQ0CTL0.TQ0CE bit = 0. (The same value can be written
when the TQ0CE bit = 1.) If rewriting was mistakenly
performed, clear the TQ0CE bit to 0 and then set the bits
again.
3. Even if the TQ0OLm bit is manipulated when the TQ0CE and
TQ0OEm bits are 0, the TOQ0m pin output level varies.
Remark m = 0 to 3
<R>
<R>
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 331
(4) TMQ0 I/O control register 1 (TQ0IOC1)
The TQ0IOC1 register is an 8-bit register that controls the valid edge of the capture trigger input signals (TIQ00
to TIQ03 pins).
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
TQ0IS7
TQ0IS7
0
0
1
1
TQ0IS6
0
1
0
1
Capture trigger input signal (TIQ03 pin) valid edge setting
No edge detection (capture operation invalid)
Detection of rising edge
Detection of falling edge
Detection of both edges
TQ0IOC1 TQ0IS6 TQ0IS5 TQ0IS4 TQ0IS3 TQ0IS2 TQ0IS1 TQ0IS0
654321
After reset: 00H R/W Address: FFFFF543H
TQ0IS5
0
0
1
1
TQ0IS4
0
1
0
1
Capture trigger input signal (TIQ02 pin) valid edge detection
No edge detection (capture operation invalid)
Detection of rising edge
Detection of falling edge
Detection of both edges
7 0
TQ0IS3
0
0
1
1
TQ0IS2
0
1
0
1
Capture trigger input signal (TIQ01 pin) valid edge setting
No edge detection (capture operation invalid)
Detection of rising edge
Detection of falling edge
Detection of both edges
TQ0IS1
0
0
1
1
TQ0IS0
0
1
0
1
Capture trigger input signal (TIQ00 pin) valid edge setting
No edge detection (capture operation invalid)
Detection of rising edge
Detection of falling edge
Detection of both edges
Cautions 1. Rewrite the TQ0IS7 to TQ0IS0 bits when the
TQ0CTL0.TQ0CE bit = 0. (The same value can be written
when the TQ0CE bit = 1.) If rewriting was mistakenly
performed, clear the TQ0CE bit to 0 and then set the bits
again.
2. The TQ0IS7 to TQ0IS0 bits are valid only in the free-
running timer mode (TQ0OPT0.TQ0CCSm bit = 1 only) and
the pulse width measurement mode (m = 0 to 3). In all
other modes, a capture operation is not possible.
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
332
(5) TMQ0 I/O control register 2 (TQ0IOC2)
The TQ0IOC2 register is an 8-bit register that controls the valid edge of the external event count input signal
(TIQ00 pin) and external trigger input signal (TIQ00 pin).
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
0
TQ0EES1
0
0
1
1
TQ0EES0
0
1
0
1
External event count input signal (TIQ00 pin) valid edge setting
No edge detection (external event count invalid)
Detection of rising edge
Detection of falling edge
Detection of both edges
TQ0IOC2 0 0 0 TQ0EES1 TQ0EES0 TQ0ETS1 TQ0ETS0
654321
After reset: 00H R/W Address: FFFFF544H
TQ0ETS1
0
0
1
1
TQ0ETS0
0
1
0
1
External trigger input signal (TIQ00 pin) valid edge setting
No edge detection (external trigger invalid)
Detection of rising edge
Detection of falling edge
Detection of both edges
7 0
Cautions 1. Rewrite the TQ0EES1, TQ0EES0, TQ0ETS1, and TQ0ETS0
bits when the TQ0CTL0.TQ0CE bit = 0. (The same value
can be written when the TQ0CE bit = 1.) If rewriting was
mistakenly performed, clear the TQ0CE bit to 0 and then
set the bits again.
2. The TQ0EES1 and TQ0EES0 bits are valid only when the
TQ0CTL1.TQ0EEE bit = 1 or when the external event
count mode (TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 bits
= 001) has been set.
3. The TQ0ETS1 and TQ0ETS0 bits are valid only when the
external trigger pulse output mode (TQ0CTL1.TQ0MD2 to
TQ0CTL1.TQ0MD0 bits = 010) or the one-shot pulse
output mode (TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 =
011) is set.
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 333
(6) TMQ0 option register 0 (TQ0OPT0)
The TQ0OPT0 register is an 8-bit register used to set the capture/compare operation and detect an overflow.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
TQ0CCS3
TQ0CCSm
0
1
TQ0CCRm register capture/compare selection
The TQ0CCSm bit setting is valid only in the free-running timer mode.
Compare register selected
Capture register selected (cleared by setting the TQ0CTL0.TQ0CE bit = 0)
TQ0OPT0
TQ0CCS2 TQ0CCS1 TQ0CCS0
0 0 0 TQ0OVF
654321
After reset: 00H R/W Address: FFFFF545H
TQ0OVF
Set (1)
Reset (0)
TMQ0 overflow detection flag
• The TQ0OVF bit is set to 1 when the 16-bit counter count value overflows from
FFFFH to 0000H in the free-running timer mode or the pulse width measurement
mode.
• An overflow interrupt request signal (INTTQ0OV) is generated at the same time
that the TQ0OVF bit is set to 1. The INTTQ0OV signal is not generated in modes
other than the free-running timer mode and the pulse width measurement mode.
• The TQ0OVF bit is not cleared to 0 even when the TQ0OVF bit or the TQ0OPT0
register are read when the TQ0OVF bit = 1.
• Before clearing the TQ0OVF bit to 0 after the INTTQ0OV signal has been
generated, be sure to confirm (read) that the TQ0OVF bit is set to 1.
• The TQ0OVF bit can be both read and written, but the TQ0OVF bit cannot be set
to 1 by software. Writing 1 has no influence on the operation of TMQ0.
Overflow occurred
TQ0OVF bit 0 written or TQ0CTL0.TQ0CE bit = 0
7 <0>
Cautions 1. Rewrite the TQ0CCS3 to TQ0CCS0 bits when the
TQ0CTL0.TQ0CE bit = 0. (The same value can be written
when the TQ0CE bit = 1.) If rewriting was mistakenly
performed, clear the TQ0CE bit to 0 and then set the bits
again.
2. Be sure to clear bits 1 to 3 to “0”.
Remark m = 0 to 3
<R>
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
334
(7) TMQ0 capture/compare register 0 (TQ0CCR0)
The TQ0CCR0 register is a 16-bit register that can be used as a capture register or a compare register
depending on the mode.
This register can be used as a capture register or a compare register only in the free-running timer mode,
depending on the setting of the TQ0OPT0.TQ0CCS0 bit. In the pulse width measurement mode, the
TQ0CCR0 register can be used only as a capture register. In any other mode, this register can be used only
as a compare register.
The TQ0CCR0 register can be read or written during operation.
This register can be read or written in 16-bit units.
Reset sets this register to 0000H.
Caution Accessing the TQ0CCR0 register is prohibited in the following statuses. For details, see 3.4.9
(2) Accessing specific on-chip peripheral I/O registers.
• When the CPU operates with the subclock and the main clock oscillation is stopped
• When the CPU operates with the internal oscillation clock
TQ0CCR0
12 10 8 6 4 2
After reset: 0000H R/W Address: FFFFF546H
14 0
13 11 9 7 5 3
15 1
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 335
(a) Function as compare register
The TQ0CCR0 register can be rewritten even when the TQ0CTL0.TQ0CE bit = 1.
The set value of the TQ0CCR0 register is transferred to the CCR0 buffer register. When the value of the
16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal
(INTTQ0CC0) is generated. If TOQ00 pin output is enabled at this time, the output of the TOQ00 pin is
inverted.
When the TQ0CCR0 register is used as a cycle register in the interval timer mode, external event count
mode, external trigger pulse output mode, one-shot pulse output mode, or PWM output mode, the value of
the 16-bit counter is cleared (0000H) if its count value matches the value of the CCR0 buffer register.
The compare register is not cleared when the TQ0CTL0.TQ0CE bit = 0.
(b) Function as capture register
When the TQ0CCR0 register is used as a capture register in the free-running timer mode, the count value
of the 16-bit counter is stored in the TQ0CCR0 register if the valid edge of the capture trigger input pin
(TIQ00 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is
stored in the TQ0CCR0 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture
trigger input pin (TIQ00 pin) is detected.
Even if the capture operation and reading the TQ0CCR0 register conflict, the correct value of the
TQ0CCR0 register can be read.
The capture register is cleared when the TQ0CTL0.TQ0CE bit = 0.
The following table shows the functions of the capture/compare register in each mode, and how to write data to
the compare register.
Table 8-2. Function of Capture/Compare Register in Each Mode and How to Write Compare Register
Operation Mode Capture/Compare Register How to Write Compare Register
Interval timer Compare register Anytime write
External event counter Compare register Anytime write
External trigger pulse output Compare register Batch writeNote
One-shot pulse output Compare register Anytime write
PWM output Compare register Batch writeNote
Free-running timer Capture/compare register Anytime write
Pulse width measurement Capture register None
Note Triggered by writing to the TQ0CCR1 register
Remark For anytime write and batch write, 8.6 (2) Anytime write and batch write.
<R>
<R>
<R>
<R>
<R>
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
336
(8) TMQ0 capture/compare register 1 (TQ0CCR1)
The TQ0CCR1 register is a 16-bit register that can be used as a capture register or a compare register
depending on the mode.
This register can be used as a capture register or a compare register only in the free-running timer mode,
depending on the setting of the TQ0OPT0.TQ0CCS1 bit. In the pulse width measurement mode, the
TQ0CCR1 register can be used only as a capture register. In any other mode, this register can be used only
as a compare register.
The TQ0CCR1 register can be read or written during operation.
This register can be read or written in 16-bit units.
Reset sets this register to 0000H.
Caution Accessing the TQ0CCR1 register is prohibited in the following statuses. For details, see 3.4.9
(2) Accessing specific on-chip peripheral I/O registers.
• When the CPU operates with the subclock and the main clock oscillation is stopped
• When the CPU operates with the internal oscillation clock
TQ0CCR1
12 10 8 6 4 2
After reset: 0000H R/W Address: FFFFF548H
14 0
13 11 9 7 5 3
15 1
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 337
(a) Function as compare register
The TQ0CCR1 register can be rewritten even when the TQ0CTL0.TQ0CE bit = 1.
The set value of the TQ0CCR1 register is transferred to the CCR1 buffer register. When the value of the
16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal
(INTTQ0CC1) is generated. If TOQ01 pin output is enabled at this time, the output of the TOQ01 pin is
inverted.
The compare register is not cleared when the TQ0CTL0.TQ0CE bit = 0.
(b) Function as capture register
When the TQ0CCR1 register is used as a capture register in the free-running timer mode, the count value
of the 16-bit counter is stored in the TQ0CCR1 register if the valid edge of the capture trigger input pin
(TIQ01 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is
stored in the TQ0CCR1 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture
trigger input pin (TIQ01 pin) is detected.
Even if the capture operation and reading the TQ0CCR1 register conflict, the correct value of the
TQ0CCR1 register can be read.
The capture register is cleared when the TQ0CTL0.TQ0CE bit = 0.
The following table shows the functions of the capture/compare register in each mode, and how to write data to
the compare register.
Table 8-3. Function of Capture/Compare Register in Each Mode and How to Write Compare Register
Operation Mode Capture/Compare Register How to Write Compare Register
Interval timer Compare register Anytime write
External event counter Compare register Anytime write
External trigger pulse output Compare register Batch writeNote
One-shot pulse output Compare register Anytime write
PWM output Compare register Batch writeNote
Free-running timer Capture/compare register Anytime write
Pulse width measurement Capture register None
Note Triggered by writing to the TQ0CCR1 register
Remark For anytime write and batch write, see 8.6 (2) Anytime write and batch write.
<R>
<R>
<R>
<R>
<R>
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
338
(9) TMQ0 capture/compare register 2 (TQ0CCR2)
The TQ0CCR2 register is a 16-bit register that can be used as a capture register or a compare register
depending on the mode.
This register can be used as a capture register or a compare register only in the free-running timer mode,
depending on the setting of the TQ0OPT0.TQ0CCS2 bit. In the pulse width measurement mode, the
TQ0CCR2 register can be used only as a capture register. In any other mode, this register can be used only
as a compare register.
The TQ0CCR2 register can be read or written during operation.
This register can be read or written in 16-bit units.
Reset sets this register to 0000H.
Caution Accessing the TQ0CCR2 register is prohibited in the following statuses. For details, see 3.4.9
(2) Accessing specific on-chip peripheral I/O registers.
• When the CPU operates with the subclock and the main clock oscillation is stopped
• When the CPU operates with the internal oscillation clock
TQ0CCR2
12 10 8 6 4 2
After reset: 0000H R/W Address: FFFFF54AH
14 0
13 11 9 7 5 3
15 1
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 339
(a) Function as compare register
The TQ0CCR2 register can be rewritten even when the TQ0CTL0.TQ0CE bit = 1.
The set value of the TQ0CCR2 register is transferred to the CCR2 buffer register. When the value of the
16-bit counter matches the value of the CCR2 buffer register, a compare match interrupt request signal
(INTTQ0CC2) is generated. If TOQ02 pin output is enabled at this time, the output of the TOQ02 pin is
inverted.
The compare register is not cleared when the TQ0CTL0.TQ0CE bit = 0.
(b) Function as capture register
When the TQ0CCR2 register is used as a capture register in the free-running timer mode, the count value
of the 16-bit counter is stored in the TQ0CCR2 register if the valid edge of the capture trigger input pin
(TIQ02 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is
stored in the TQ0CCR2 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture
trigger input pin (TIQ02 pin) is detected.
Even if the capture operation and reading the TQ0CCR2 register conflict, the correct value of the
TQ0CCR2 register can be read.
The capture register is cleared when the TQ0CTL0.TQ0CE bit = 0.
The following table shows the functions of the capture/compare register in each mode, and how to write data to
the compare register.
Table 8-4. Function of Capture/Compare Register in Each Mode and How to Write Compare Register
Operation Mode Capture/Compare Register How to Write Compare Register
Interval timer Compare register Anytime write
External event counter Compare register Anytime write
External trigger pulse output Compare register Batch writeNote
One-shot pulse output Compare register Anytime write
PWM output Compare register Batch writeNote
Free-running timer Capture/compare register Anytime write
Pulse width measurement Capture register None
Note Triggered by writing to the TQ0CCR1 register
Remark For anytime write and batch write, see 8.6 (2) Anytime write and batch write.
<R>
<R>
<R>
<R>
<R>
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
340
(10) TMQ0 capture/compare register 3 (TQ0CCR3)
The TQ0CCR3 register is a 16-bit register that can be used as a capture register or a compare register
depending on the mode.
This register can be used as a capture register or a compare register only in the free-running timer mode,
depending on the setting of the TQ0OPT0.TQ0CCS3 bit. In the pulse width measurement mode, the
TQ0CCR3 register can be used only as a capture register. In any other mode, this register can be used only
as a compare register.
The TQ0CCR3 register can be read or written during operation.
This register can be read or written in 16-bit units.
Reset sets this register to 0000H.
Caution Accessing the TQ0CCR3 register is prohibited in the following statuses. For details, see 3.4.9
(2) Accessing specific on-chip peripheral I/O registers.
• When the CPU operates with the subclock and the main clock oscillation is stopped
• When the CPU operates with the internal oscillation clock
TQ0CCR3
12 10 8 6 4 2
After reset: 0000H R/W Address: FFFFF54CH
14 0
13 11 9 7 5 3
15 1
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 341
(a) Function as compare register
The TQ0CCR3 register can be rewritten even when the TQ0CTL0.TQ0CE bit = 1.
The set value of the TQ0CCR3 register is transferred to the CCR3 buffer register. When the value of the
16-bit counter matches the value of the CCR3 buffer register, a compare match interrupt request signal
(INTTQ0CC3) is generated. If TOQ03 pin output is enabled at this time, the output of the TOQ03 pin is
inverted.
The compare register is not cleared when the TQ0CTL0.TQ0CE bit = 0.
(b) Function as capture register
When the TQ0CCR3 register is used as a capture register in the free-running timer mode, the count value
of the 16-bit counter is stored in the TQ0CCR3 register if the valid edge of the capture trigger input pin
(TIQ03 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is
stored in the TQ0CCR3 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture
trigger input pin (TIQ03 pi) is detected.
Even if the capture operation and reading the TQ0CCR3 register conflict, the correct value of the
TQ0CCR3 register can be read.
The capture register is cleared when the TQ0CTL0.TQ0CE bit = 0.
The following table shows the functions of the capture/compare register in each mode, and how to write data to
the compare register.
Table 8-5. Function of Capture/Compare Register in Each Mode and How to Write Compare Register
Operation Mode Capture/Compare Register How to Write Compare Register
Interval timer Compare register Anytime write
External event counter Compare register Anytime write
External trigger pulse output Compare register Batch writeNote
One-shot pulse output Compare register Anytime write
PWM output Compare register Batch writeNote
Free-running timer Capture/compare register Anytime write
Pulse width measurement Capture register None
Note Triggered by writing to the TQ0CCR1 register
Remark For anytime write and batch write, see 8.6 (2) Anytime write and batch write.
<R>
<R>
<R>
<R>
<R>
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
342
(11) TMQ0 counter read buffer register (TQ0CNT)
The TQ0CNT register is a read buffer register that can read the count value of the 16-bit counter.
If this register is read when the TQ0CTL0.TQ0CE bit = 1, the count value of the 16-bit timer can be read.
This register is read-only, in 16-bit units.
The value of the TQ0CNT register is cleared to 0000H when the TQ0CE bit = 0. If the TQ0CNT register is read
at this time, the value of the 16-bit counter (FFFFH) is not read, but 0000H is read.
The value of the TQ0CNT register is cleared to 0000H after reset, as the TQ0CE bit is cleared to 0.
Caution Accessing the TQ0CNT register is prohibited in the following statuses. For details, see 3.4.9
(2) Accessing specific on-chip peripheral I/O registers.
• When the CPU operates with the subclock and the main clock oscillation is stopped
• When the CPU operates with the internal oscillation clock
TQ0CNT
12 10 8 6 4 2
After reset: 0000H R Address: FFFFF54EH
14 0
13 11 9 7 5 3
15 1
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 343
8.5 Timer output operations
The following table shows the operations and output levels of the TOQ00 and TOQ01 pins.
Table 8-6. Timer Output Control in Each Mode
Operation Mode TOQ00 Pin TOQ01 Pin TOQ02 Pin TOQ03 Pin
Interval timer mode Square wave output
External event count mode None
External trigger pulse output mode External trigger pulse output
One-shot pulse output mode One-shot pulse output
PWM output mode
PWM output
PWM output
Free-running timer mode Square wave output (only when compare function is used)
Pulse width measurement mode None
Table 8-7. Truth Table of TOQ00 to TOQ03 Pins Under Control of Timer Output Control Bits
TQ0IOC0.TQ0OLm Bit TQ0IOC0.TQ0OEm Bit TQ0CTL0.TQ0CE Bit Level of TOQ0m Pin
0 × Low-level output
0 Low-level output
0
1
1 Low level immediately before counting, high
level after counting is started
0 × High-level output
0 High-level output
1
1
1 High level immediately before counting, low level
after counting is started
Remark m = 0 to 3
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
344
8.6 Operation
TMQ0 can perform the following operations.
Operation TQ0CTL1.TQ0EST Bit
(Software Trigger Bit)
TIQ00 Pin
(External Trigger Input)
Capture/Compare
Register Setting
Compare Register
Write
Interval timer mode Invalid Invalid Compare only Anytime write
External event count modeNote 1 Invalid Invalid Compare only Anytime write
External trigger pulse output modeNote 2 Valid Valid Compare only Batch write
One-shot pulse output modeNote 2 Valid Valid Compare only Anytime write
PWM output mode Invalid Invalid Compare only Batch write
Free-running timer mode Invalid Invalid Switching enabled Anytime write
Pulse width measurement modeNote 2 Invalid Invalid Capture only Not applicable
Notes 1. To use the external event count mode, specify that the valid edge of the TIQ00 pin capture trigger input
is not detected (by clearing the TQ0IOC1.TQ0IS1 and TQ0IOC1.TQ0IS0 bits to “00”).
2. To use external trigger pulse output mode, one shot pulse output mode or pulse width measurement mode,
select the internal clock (set TQ0CTL1.TQ0EEE bit = 0) as the count clock.
(1) Counter basic operation
This section explains the basic operation of the 16-bit counter. For details, refer to the description of the
operation in each mode.
(a) Counter start operation
The 16-bit counter of TMQ0 starts counting from the default value FFFFH in all modes.
It counts up from FFFFH to 0000H, 0001H, 0002H, 0003H, and so on.
(b) Clear operation
The 16-bit counter is cleared to 0000H when its value matches the value of the compare register and when
its value is captured. The counting operation from FFFFH to 0000H that takes place immediately after the
counter has started counting or when the counter overflows is not a clearing operation. Therefore, the
INTTQ0CCm interrupt signal is not generated (m = 0 to 3).
(c) Overflow operation
The 16-bit counter overflows when the counter counts up from FFFFH to 0000H in the free-running timer
mode or pulse width measurement mode. If the counter overflows, the TQ0OPT0.TQ0OVF bit is set to 1
and an interrupt request signal (INTTQ0OV) is generated. Note that the INTTQ0OV signal is not
generated under the following conditions.
• Immediately after a count operation has been started
• If the counter value matches the compare value FFFFH and is cleared
• When FFFFH is captured in the pulse width measurement mode and the counter counts up from FFFFH
to 0000H
Caution After the overflow interrupt request signal (INTTQ0OV) has been generated, be sure to
check that the overflow flag (TQ0OVF bit) is set to 1.
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 345
(d) Counter read operation during counting operation
The value of the 16-bit counter of TMQ0 can be read by using the TQ0CNT register during the count
operation. When the TQ0CTL0.TQ0CE bit = 1, the value of the 16-bit counter can be read by reading the
TQ0CNT register. When the TQ0CE bit = 0, the 16-bit counter is FFFFH and the TQ0CNT register is
0000H.
(e) Interrupt operation
TMQ0 generates the following five interrupt request signals.
• INTTQ0CC0 interrupt: This signal functions as a match interrupt request signal of the CCR0 buffer
register and as a capture interrupt request signal to the TQ0CCR0 register.
• INTTQ0CC1 interrupt: This signal functions as a match interrupt request signal of the CCR1 buffer
register and as a capture interrupt request signal to the TQ0CCR1 register.
• INTTQ0CC2 interrupt: This signal functions as a match interrupt request signal of the CCR2 buffer
register and as a capture interrupt request signal to the TQ0CCR2 register.
• INTTQ0CC3 interrupt: This signal functions as a match interrupt request signal of the CCR3 buffer
register and as a capture interrupt request signal to the TQ0CCR3 register.
• INTTQ0OV interrupt: This signal functions as an overflow interrupt request signal.
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
346
(2) Anytime write and batch write
The TQ0CCR0 to TQ0CCR3 registers can be rewritten in the TMQ0 during timer operation (TQ0CTL0.TQ0CE
bit = 1), but the write method (anytime write, batch write) of the CCR0 to CCR3 buffer registers differs
depending on the mode.
(a) Anytime write
In this mode, data is transferred at any time from the TQ0CCR0 to TQ0CCR3 registers to the CCR0 to
CCR3 buffer registers during the timer operation.
Figure 8-2. Flowchart of Basic Operation for Anytime Write
START
Initial settings
•Set values to TQ0CCRm register
•
Timer operation enable
(TQ0CE bit = 1)
→Transfer values of TQ0CCRm
register to CCRm buffer
register
Timer operation
•Match between 16-bit counter
and CCRk buffer register
Note
•Match between 16-bit counter
and CCR0 buffer register
•16-bit counter clear & start
INTTQ0CC0 signal output
TQ0CCRm register rewrite
→ Transfer to CCRm buffer register
INTTQ0CCk signal output
Note The 16-bit counter is not cleared upon a match between the 16-bit counter value and the CCRk buffer
register value. It is cleared upon a match between the 16-bit counter value and the CCR0 buffer register
value.
Remarks 1. The above flowchart illustrates an example of the operation in the interval timer mode.
2. k = 1 to 3
m = 0 to 3
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 347
Figure 8-3. Timing of Anytime Write
TQ0CE bit = 1
16-bit
counter
TQ0CCR0
register
TQ0CCR1
register
TQ0CCR2
register
TQ0CCR3
register
INTTQ0CC0
signal
INTTQ0CC1
signal
INTTQ0CC2
signal
INTTQ0CC3
signal
CCR0 buffer
register
CCR1 buffer
register
CCR2 buffer
register
CCR3 buffer
register
0000H D
11
D
11
D
12
D
11
D
11
D
12
D
12
D
21
D
21
D
21
D
01
D
01
D
02
D
02
D
01
D
12
D
21
0000H D
01
D
02
0000H D
21
D
31
0000H D
31
D
31
D
31
D
31
D
31
0000H
FFFFH
Remarks 1. D
01, D02: Setting values of TQ0CCR0 register
D
11, D12: Setting values of TQ0CCR1 register
D
21: Setting value of TQ0CCR2 register
D
31: Setting value of TQ0CCR3 register
2. The above timing chart illustrates an example of the operation in the interval timer mode.
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
348
(b) Batch write
In this mode, data is transferred all at once from the TQ0CCR0 to TQ0CCR3 registers to the CCR0 to
CCR3 buffer registers during timer operation. This data is transferred upon a match between the value of
the CCR0 buffer register and the value of the 16-bit counter. Transfer is enabled by writing to the
TQ0CCR1 register.
Whether to enable or disable the next transfer timing is controlled by writing or not writing to the TQ0CCR1
register.
In order for the setting value when the TQ0CCR0 to TQ0CCR3 registers are rewritten to become the 16-bit
counter comparison value (in other words, in order for this value to be transferred to the CCR0 to CCR3
buffer registers), it is necessary to rewrite TQ0CCR0 and finally write to the TQ0CCR1 register before the
16-bit counter value and the CCR0 buffer register value match. The values of the TQ0CCR0 to TQ0CCR3
registers are transferred to the CCR0 to CCR3 buffer registers upon a match between the count value of
the 16-bit counter and the value of the CCR0 buffer register. Thus, even when wishing only to rewrite the
value of the TQ0CCR0, TQ0CCR2, or TQ0CCR3 register, also write the same value (same as preset value
of the TQ0CCR1 register) to the TQ0CCR1 register.
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 349
Figure 8-4. Flowchart of Basic Operation for Batch Write
START
Initial settings
•Set values to TQ0CCRm register
•Timer operation enable (TQ0CE
bit = 1)
→Transfer of values of
TQ0CCRm register to CCRm
buffer register
Timer operation
•Match between 16-bit counter
and CCRk buffer register
Note
•Match between 16-bit counter
and CCR0 buffer register
•16-bit counter clear & start
•Transfer of values of TQ0CCRk
register to CCRk buffer register
INTTQ0CCk signal output
TQ0CCR0, TQ0CCR2, TQ0CCR3
register rewrite
TQ0CCR1 register rewrite
INTTQ0CC0 signal output
Batch write enable
Note The 16-bit counter is not cleared upon a match between the 16-bit counter value and the CCRk buffer
register value. It is cleared upon a match between the 16-bit counter value and the CCR0 buffer register
value.
Caution Writing to the TQ0CCR1 register includes enabling of batch write. Thus, rewrite the TQ0CCR1
register after rewriting the TQ0CCR0, TQ0CCR2, and TQ0CCR3 registers.
Remarks 1. The above flowchart illustrates an example of the operation in the PWM output mode.
2. k = 1 to 3
m = 0 to 3
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
350
Figure 8-5. Timing of Batch Write
TQ0CE bit = 1
16-bit
counter
TQ0CCR0
register
TQ0CCR1
register
TQ0CCR2
register
TQ0CCR3
register
INTTQ0CC0
signal
INTTQ0CC1
signal
INTTQ0CC2
signal
INTTQ0CC3
signal
CCR0 buffer
register
CCR1 buffer
register
CCR2 buffer
register
CCR3 buffer
register
0000H D
01
D
02
D
03
0000H D
11
0000H D
21
D
12
D
21
D
12
0000H D
31
D
32
D
33
D
31
D
32
D
33
D
01
D
02
D
03
D
11
D
12
D
12
D
21
D
31
D
11
D
01
D
21
D
21
D
12
D
12
D
12
D
12
D
32
D
32
D
32
D
02
D
02
D
03
TOQ00
pin output
TOQ01
pin output
TOQ02
pin output
TOQ03
pin output
D
21
D
21
Note 1
Note 1
Same value write
0000H
FFFFH
Note 1
Note 1
Note 1
Note 1
Note 1
Note 1
Note 2 Note 3
D
21
D
21
Notes 1. Because the TQ0CCR1 register was not rewritten, D02 is not transferred.
2. Because TQ0CCR1 register has been written (D12), data is transferred to the CCR1 buffer register
upon a match between the value of the 16-bit timer and the value of the TQ0CCR0 register (D01).
3. Because TQ0CCR1 register has been written (D12), data is transferred to the CCR1 buffer register
upon a match between the value of the 16-bit timer and the value of the TQ0CCR0 register (D12).
Remarks 1. D
01, D02, D03: Setting values of TQ0CCR0 register
D
11, D12: Setting values of TQ0CCR1 register
D
21: Setting value of TQ0CCR2 register
D
31, D32, D33: Setting values of TQ0CCR3 register
2. The above timing chart illustrates the operation in the PWM output mode as an example.
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 351
8.6.1 Interval timer mode (TQ0MD2 to TQ0MD0 bits = 000)
In the interval timer mode, an interrupt request signal (INTTQ0CC0) is generated at the interval set by the
TQ0CCR0 register if the TQ0CTL0.TQ0CE bit is set to 1. A square wave with a duty factor of 50% whose half cycle is
equal to the interval can be output from the TOQ00 pin.
The TQ0CCR1 to TQ0CCR3 registers are not used in the interval timer mode. However, the set value of the
TQ0CCR1 to TQ0CCR3 registers is transferred to the CCR1 to CCR3 buffer registers and, when the count value of
the 16-bit counter matches the value of the CCR1 to CCR3 buffer registers, compare match interrupt request signals
(INTTQ0CC1 to INTTQ0CC3) are generated. In addition, a square wave with a duty factor of 50%, which is inverted
when the INTTQ0CC1 to INTTQ0CC3 signals are generated, can be output from the TOQ01 to TOQ03 pins.
The value of the TQ0CCR1 to TQ0CCR3 registers can be rewritten even while the timer is operating.
Figure 8-6. Configuration of Interval Timer
16-bit counter Output
controller
CCR0 buffer registerTQ0CE bit
TQ0CCR0 register
Count clock
selection
Clear
Match signal
TOQ00 pin
INTTQ0CC0 signal
Figure 8-7. Basic Timing of Operation in Interval Timer Mode
FFFFH
16-bit counter
0000H
TQ0CE bit
TQ0CCR0 register
TOQ00 pin output
INTTQ0CC0 signal
D
0
D
0
D
0
D
0
D
0
Interval (D
0
+ 1) Interval (D
0
+ 1) Interval (D
0
+ 1) Interval (D
0
+ 1)
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
352
When the TQ0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H in synchronization
with the count clock, and the counter starts counting. At this time, the output of the TOQ00 pin is inverted. Additionally,
the set value of the TQ0CCR0 register is transferred to the CCR0 buffer register.
When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is
cleared to 0000H, the output of the TOQ00 pin is inverted, and a compare match interrupt request signal
(INTTQ0CC0) is generated.
The interval can be calculated by the following expression.
Interval = (Set value of TQ0CCR0 register + 1) × Count clock cycle
Figure 8-8. Register Setting for Interval Timer Mode Operation (1/3)
(a) TMQ0 control register 0 (TQ0CTL0)
0/1 0 0 0 0
TQ0CTL0
Select count clock
0: Stop counting
1: Enable counting
0/1 0/1 0/1
TQ0CKS2 TQ0CKS1 TQ0CKS0TQ0CE
(b) TMQ0 control register 1 (TQ0CTL1)
0 0 0/1Note 00
TQ0CTL1
0, 0, 0:
Interval timer mode
000
TQ0MD2 TQ0MD1 TQ0MD0TQ0EEETQ0EST
0: Operate on count
clock selected by bits
TQ0CKS0 to TQ0CKS2
1: Count with external
event count input signal
Note The TQ0EEE bit can be set to 1 only when the timer output (TOQ0k) is used. However, the TQ0CCR0
and TQ0CCRk registers must be set to the same value (k = 1 to 3).
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 353
Figure 8-8. Register Setting for Interval Timer Mode Operation (2/3)
(c) TMQ0 I/O control register 0 (TQ0IOC0)
0/1 0/1 0/1 0/1 0/1
TQ0IOC0
0: Disable TOQ00 pin output
1: Enable TOQ00 pin output
Setting of TOQ00 pin output
before count operation
0: Low level
1: High level
0: Disable TOQ01 pin output
1: Enable TOQ01 pin output
Setting of TOQ01 pin output
before count operation
0: Low level
1: High level
0/1 0/1 0/1
TQ0OE1 TQ0OL0 TQ0OE0TQ0OL1
0: Disable TOQ02 pin output
1: Enable TOQ02 pin output
Setting of TOQ02 pin output
before count operation
0: Low level
1: High level
0: Disable TOQ03 pin output
1: Enable TOQ03 pin output
Setting of TOQ03 pin output
before count operation
0: Low level
1: High level
TQ0OE3 TQ0OL2 TQ0OE2TQ0OL3
(d) TMQ0 I/O control register 2 (TQ0IOC2)
0 0 0 0 0/1
Note
TQ0IOC2 0/1
Note
00
TQ0EES0 TQ0ETS1 TQ0ETS0TQ0EES1
Select valid edge of external
event count input (TIQ00 pin).
Note The TQ0EES1 and TQ0EES0 bits can be set only when timer outputs (TOQ01 to TOQ03) are
used. However, set the TQ0CCR0 to TQ0CCR3 registers to the same value.
(e) TMQ0 counter read buffer register (TQ0CNT)
By reading the TQ0CNT register, the count value of the 16-bit counter can be read.
(f) TMQ0 capture/compare register 0 (TQ0CCR0)
If the TQ0CCR0 register is set to D0, the interval is as follows.
Interval = (D0 + 1) × Count clock cycle
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
354
Figure 8-8. Register Setting for Interval Timer Mode Operation (3/3)
(g) TMQ0 capture/compare registers 1 to 3 (TQ0CCR1 to TQ0CCR3)
The TQ0CCR1 to TQ0CCR3 registers are not used in the interval timer mode. However, the set value of
the TQ0CCR1 to TQ0CCR3 registers are transferred to the CCR1 to CCR3 buffer registers. The TOQ01
to TOQ03 pin outputs are inverted and compare match interrupt request signals (INTTQ0CC1 to
INTTQ0CC3) are generated when the count value of the 16-bit counter matches the value of the CCR1
to CCR3 buffer registers.
When the TQ0CCR1 to TQ0CCR3 registers are not used, it is recommended to set their values to
FFFFH. Also mask the registers by the interrupt mask flags (TQ0CCIC0.TQ0CCMK0 to
TQ0CCIC3.TQ0CCMK3).
Remark TMQ0 I/O control register 1 (TQ0IOC1) and TMQ0 option register 0 (TQ0OPT0) are not used
in the interval timer mode.
<R>
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 355
(1) Interval timer mode operation flow
Figure 8-9. Software Processing Flow in Interval Timer Mode
TQ0CE bit = 1
TQ0CE bit = 0
Register initial setting
TQ0CTL0 register
(TQ0CKS0 to TQ0CKS2 bits)
TQ0CTL1 register,
TQ0IOC0 register,
TQ0IOC2 registerNote,
TQ0CCR0 register
Initial setting of these registers is performed
before setting the TQ0CE bit to 1.
The TQ0CKS0 to TQ0CKS2 bits can be
set at the same time when counting has
been started (TQ0CE bit = 1).
The counter is initialized and counting is
stopped by clearing the TQ0CE bit to 0.
The output level of the TOQ00 pin is as
specified by the TQ0IOC0 register.
START
STOP
<1> Count operation start flow
<2> Count operation stop flow
D0
<1> <2>
D0D0D0
FFFFH
16-bit counter
0000H
TQ0CE bit
TQ0CCR0 register
TOQ00 pin output
INTTQ0CC0 signal
Note The TQ0EES1 and TQ0EES0 bits can be set only when timer output (TOQ0k) is used. However,
set the TQ0CCR0 and TQ0CCRk registers to the same value (k = 1 to 3).
<R>
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
356
(2) Interval timer mode operation timing
(a) Operation if TQ0CCR0 register is set to 0000H
If the TQ0CCR0 register is set to 0000H, the INTTQ0CC0 signal is generated at each count clock, and the
output of the TOQ00 pin is inverted.
The value of the 16-bit counter is always 0000H.
Count clock
16-bit counter
TQ0CE bit
TQ0CCR0 register
TOQ00 pin output
INTTQ0CC0 signal
0000H
Interval time
Count clock cycle
Interval time
Count clock cycle
Interval time
Count clock cycle
FFFFH 0000H 0000H 0000H 0000H
(b) Operation if TQ0CCR0 register is set to FFFFH
If the TQ0CCR0 register is set to FFFFH, the 16-bit counter counts up to FFFFH. The counter is cleared to
0000H in synchronization with the next count-up timing. The INTTQ0CC0 signal is generated and the
output of the TOQ00 pin is inverted. At this time, an overflow interrupt request signal (INTTQ0OV) is not
generated, nor is the overflow flag (TQ0OPT0.TQ0OVF bit) set to 1.
FFFFH
16-bit counter
0000H
TQ0CE bit
TQ0CCR0 register
TOQ00 pin output
INTTQ0CC0 signal
FFFFH
Interval time
10000H ×
count clock cycle
Interval time
10000H ×
count clock cycle
Interval time
10000H ×
count clock cycle
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 357
(c) Notes on rewriting TQ0CCR0 register
When the value of the TQ0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter
may overflow. If there is a possibility of overflow, stop counting and then change the set value.
FFFFH
16-bit counter
0000H
TQ0CE bit
TQ0CCR0 register
TQ0OL0 bit
TOQ00 pin output
INTTQ0CC0 signal
D1D2
D1D1
D2D2D2
L
Interval time (1) Interval time (NG) Interval
time (2)
Remark Interval time (1): (D1 + 1) × Count clock cycle
Interval time (NG): (10000H + D2 + 1) × Count clock cycle
Interval time (2): (D2 + 1) × Count clock cycle
If the value of the TQ0CCR0 register is changed from D1 to D2 while the count value is greater than D2 but
less than D1, the count value is transferred to the CCR0 buffer register as soon as the TQ0CCR0 register
has been rewritten. Consequently, the value of the 16-bit counter that is compared is D2.
Because the count value has already exceeded D2, however, the 16-bit counter counts up to FFFFH,
overflows, and then counts up again from 0000H. When the count value matches D2, the INTTQ0CC0
signal is generated and the output of the TOQ00 pin is inverted.
Therefore, the INTTQ0CC0 signal may not be generated at the interval time “(D1 + 1) × Count clock cycle”
or “(D2 + 1) × Count clock cycle” originally expected, but may be generated at an interval of “(10000H + D2
+ 1) × Count clock period”.
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
358
(d) Operation of TQ0CCR1 to TQ0CCR3 registers
Figure 8-10. Configuration of TQ0CCR1 to TQ0CCR3 Registers
CCR0 buffer register
TQ0CE bit
TQ0CCR0 register
Clear
Match signal INTTQ0CC0 signal
TOQ03 pin
INTTQ0CC3 signal
TOQ00 pin
TQ0CCR1
register
CCR1 buffer
register
Match signal
TOQ01 pin
INTTQ0CC1 signal
TQ0CCR3
register
CCR3 buffer
register
Match signal
TOQ02 pin
INTTQ0CC2 signal
TQ0CCR2
register
CCR2 buffer
register
Match signal
Output
controller
Count
clock
selection
Output
controller
Output
controller
Output
controller
16-bit counter
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 359
If the same value as the set value of the TQ0CCR0 register is set to the TQ0CCRk register, the
INTTQ0CCk signal is generated together with the INTTQ0CC0 signal, and the output of the TOQ0k pin is
inverted. This means that a square wave with a duty factor of 50% can be output from the TOQ0k pin.
If a value different from the set value of the TQ0CCR0 register is set to the TQ0CCRk register, the
operation is as follows.
If the set value of the TQ0CCRk register is less than the set value of the TQ0CCR0 register, the
INTTQ0CCk signal is generated once per cycle. At the same time, the output of the TOQ0k pin is inverted.
The TOQ0k pin outputs a square wave with a duty factor of 50% after it first outputs a short-width pulse.
Remark k = 1 to 3
Figure 8-11. Timing Chart When D01 ≥ Dk1
D01
D11
D21
D31
D21
D11
D31
D01D01
D21
D11
D31
D01
D21
D11
D31
D01
D21
D11
D31
FFFFH
16-bit counter
0000H
TQ0CE bit
TQ0CCR0 register
TOQ00 pin output
INTTQ0CC0 signal
TQ0CCR1 register
TOQ01 pin output
INTTQ0CC1 signal
TQ0CCR2 register
TOQ02 pin output
INTTQ0CC2 signal
TQ0CCR3 register
TOQ03 pin output
INTTQ0CC3 signal
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
360
If the set value of the TQ0CCRk register is greater than the set value of the TQ0CCR0 register, the count
value of the 16-bit counter does not match the value of the TQ0CCRk register. Consequently, the
INTTQ0CCk signal is not generated, nor is the output of the TOQ0k pin changed. It is recommended to
set FFFFH to the TQ0CCRk register when the TQ0CCRk register is not used.
Remark k = 1 to 3
Figure 8-12. Timing Chart When D01 < Dk1
D
01
D
11
D
21
L
L
L
D
31
D
01
D
01
D
01
D
01
FFFFH
16-bit counter
0000H
TQ0CE bit
TQ0CCR0 register
TOQ00 pin output
INTTQ0CC0 signal
TQ0CCR1 register
TOQ01 pin output
INTTQ0CC1 signal
TQ0CCR2 register
TOQ02 pin output
INTTQ0CC2 signal
TQ0CCR3 register
TOQ03 pin output
INTTQ0CC3 signal
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 361
(3) Operation by external event count input (TIQ00)
(a) Operation
To count the 16-bit counter at the valid edge of external event count input (TIQ00) in the interval timer
mode, the valid edge of the external event count input is necessary once because the 16-bit counter is
cleared from FFFFH to 0000H immediately after the TQ0CE bit is set from 0 to 1.
When 0001H is set to both the TQ0CCR0 and TQ0CCRk registers, the output of the TOQ0k pins is
inverted each time the 16-bit counter counts twice (k = 1 to 3).
The TQ0CTL0.TQ0EEE bit can be set to 1 in the interval timer mode only when the timer output (TOQ0k)
is used with the external event count input.
TQ0CE bit
16-bit counter
TQ0CCR0 register
TOQ01 pin output
TQ0CCR1 register
TOQ02 pin output
TQ0CCR2 register
TOQ03 pin output
TQ0CCR3 register
FFFFH
0000H
0001H 0001H 0001H
0001H 0001H 0001H
0001H 0001H 0001H
0001H 0001H 0001H
0001H 0001H 0001H
External event count input
(TIQ00 pin input)
Number of external
events: 3
Number of external
events: 2
Number of external
events: 2
2-count width 2-count width 2-count width
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
362
8.6.2 External event count mode (TQ0MD2 to TQ0MD0 bits = 001)
In the external event count mode, the valid edge of the external event count input (TIQ00) is counted when the
TQ0CTL0.TQ0CE bit is set to 1, and an interrupt request signal (INTTQ0CC0) is generated each time the specified
number of edges set by the TQ0CCR0 register have been counted. The TOQ00 to TOQ03 pins cannot be used.
When using the TOQ01 and TOQ03 pins for external event count input, set the TQ0CTL1.TQ0EEE bit to 1 in the
interval timer mode (see 8.6.1 (3) Operation by external event count input (TIQ00)).
The TQ0CCR1 to TQ0CCR3 registers are not used in the external event count mode.
Caution In the external event count mode, the TQ0CCR0 to TQ0CCR3 registers must not be cleared to
0000H.
Figure 8-13. Configuration in External Event Count Mode
16-bit counter
CCR0 buffer registerTQ0CE bit
TQ0CCR0 register
Edge
detector
Clear
Match signal INTTQ0CC0 signal
TIQ00 pin
(external event
count input)
<R>
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 363
Figure 8-14. Basic Timing in External Event Count Mode
FFFFH
16-bit counter
0000H
TQ0CE bit
TQ0CCR0 register
INTTQ0CC0 signal
D
0
D
0
D
0
D
0
16-bit counter
TQ0CCR0 register
NTTQ0CC0 signal
External event
count input
(TIQ00 pin input)
D
0
Number
of external
event
count (D
0
)
times
Note
D
0
− 1D
0
0000 0001
Number
of external
event
count
(D
0
+ 1)
times
Number
of external
event
count
(D
0
+ 1)
times
Note In the external event count mode, the 16-bit counter is cleared from FFFFH to 0000H as soon as
the TQ0CTL0.TQ0CE bit has been set (1) (operation is started). The first counting operation is
started from 0001H each time the valid edge of the external event count input has been detected.
Therefore, the number of counts of the first counting operation is one less than that of the second
counting operation.
Remark This figure shows the basic timing when the rising edge is specified as the valid edge of the
external event count input.
<R>
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
364
When the TQ0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H. The counter
counts each time the valid edge of external event count input is detected. Additionally, the set value of the TQ0CCR0
register is transferred to the CCR0 buffer register.
When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is
cleared to 0000H, and a compare match interrupt request signal (INTTQ0CC0) is generated.
The INTTQ0CC0 signal is generated for the first time when the valid edge of the external event count input has
been detected “value set to TQ0CCR0 register” times. After that, the INTTQ0CC0 signal is generated each time the
valid edge of the external event count has been detected “value set to TQ0CCR0 register + 1” times.
Figure 8-15. Register Setting for Operation in External Event Count Mode (1/2)
(a) TMQ0 control register 0 (TQ0CTL0)
0/1 0 0 0 0
TQ0CTL0
0: Stop counting
1: Enable counting
000
TQ0CKS2 TQ0CKS1 TQ0CKS0TQ0CE
(b) TMQ0 control register 1 (TQ0CTL1)
00000
TQ0CTL1
0, 0, 1:
External event count mode
001
TQ0MD2 TQ0MD1 TQ0MD0TQ0EEETQ0EST
(c) TMQ0 I/O control register 2 (TQ0IOC2)
0 0 0 0 0/1
TQ0IOC2
Select valid edge
of external event
count input (TIQ00 pin)
0/1 0 0
TQ0EES0 TQ0ETS1 TQ0ETS0TQ0EES1
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 365
Figure 8-15. Register Setting for Operation in External Event Count Mode (2/2)
(d) TMQ0 counter read buffer register (TQ0CNT)
The count value of the 16-bit counter can be read by reading the TQ0CNT register.
(e) TMQ0 capture/compare register 0 (TQ0CCR0)
If the TQ0CCR0 register is set to D0, the count is cleared when the number of external events has
reached (D0) and the first compare match interrupt request signal (INTTQ0CC0) is generated. The
second compare match interrupt request signal (INTTQ0CC0) is generated when the number of
external events has reached (D0 + 1).
(f) TMQ0 capture/compare registers 1 to 3 (TQ0CCR1 to TQ0CCR3)
The TQ0CCR1 to TQ0CCR3 registers are not used in the external event count mode. However, the set
value of the TQ0CCR1 to TQ0CCR3 registers are transferred to the CCR1 to CCR3 buffer registers.
When the count value of the 16-bit counter matches the value of the CCR1 to CCR3 buffer registers,
compare match interrupt request signals (INTTQ0CC1 to INTTQ0CC3) are generated.
When the TQ0CCR1 to TQ0CCR3 registers are not used, it is recommended to set their values to
FFFFH. Also mask the registers by the interrupt mask flags (TQ0CCIC1.TQ0CCMK1 to
TQ0CCIC3.TQ0CCMK3).
Cautions 1. Set the TQ0IOC0 register to 00H.
2. When the external clock is used as the count clock, the external clock can be input
only from the TIQ00 pin. At this time, clear the TQ0IOC1.TQ0IS1 and TQ0IS0 bits to
00 (capture trigger input (TIQ00 pin): No edge detected).
Remark The TMQ0 I/O control register 1 (TQ0IOC1) and TMQ0 option register 0 (TQ0OPT0) are not
used in the external event count mode.
<R>
<R>
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
366
(1) External event count mode operation flow
Figure 8-16. Flow of Software Processing in External Event Count Mode
FFFFH
16-bit counter
0000H
TQ0CE bit
TQ0CCR0 register
INTTQ0CC0 signal
D0
D0D0D0
<1> <2>
TQ0CE bit = 1
TQ0CE bit = 0
Register initial setting
TQ0CTL1 register,
TQ0IOC2 register,
TQ0CCR0 to TQ0CCR3 registers
Initial setting of these registers
is performed before setting the
TQ0CE bit to 1.
The counter is initialized and counting
is stopped by clearing the TQ0CE bit to 0.
START
STOP
<1> Count operation start flow
<2> Count operation stop flow
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 367
(2) Operation timing in external event count mode
Cautions 1. In the external event count mode, do not set the TQ0CCR0 to TQ0CCR3 registers to 0000H.
2. In the external event count mode, use of the timer output (TOQ00 to TOQ03) is disabled. If
using the timer outputs (TOQ01 to TOQ03) by the external event count input (TIQ00), set
the interval timer mode, and enable operation by the external event count input for the
count clock (TQ0CTL1.TQ0EEE bit = 1). Refer to 8.6.1 (3) Operation by external event
count input (TIQ00).
(a) Operation if TQ0CCR0 register is set to FFFFH
If the TQ0CCR0 register is set to FFFFH, the 16-bit counter counts to FFFFH each time the valid edge of
the external event count signal has been detected. The 16-bit counter is cleared to 0000H in
synchronization with the next count-up timing, and the INTTQ0CC0 signal is generated. At this time, the
TQ0OPT0.TQ0OVF bit is not set.
FFFFH
16-bit counter
0000H
TQ0CE bit
TQ0CCR0 register
INTTQ0CC0 signal
FFFFH
Number of
external event
count
FFFFH times
Number of
external event
count
10000H times
Number of
external event
count
10000H times
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
368
(b) Notes on rewriting the TQ0CCR0 register
When the value of the TQ0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter
may overflow. If there is a possibility of overflow, stop counting and then change the set value.
FFFFH
16-bit counter
0000H
TQ0CE bit
TQ0CCR0 register
INTTQ0CC0 signal
D
1
D
2
D
1
D
1
D
2
D
2
D
2
Number of
external event
count (1)
(D
1
) times
Number of external event
count (NG)
(10000H + D
2
+ 1) times
Number of external
event count(2)
(D
2
+ 1) times
If the value of the TQ0CCR0 register is changed from D1 to D2 while the count value is greater than D2 but
less than D1, the count value is transferred to the CCR0 buffer register as soon as the TQ0CCR0 register
has been rewritten. Consequently, the value that is compared with the 16-bit counter is D2.
Because the count value has already exceeded D2, however, the 16-bit counter counts up to FFFFH,
overflows, and then counts up again from 0000H. When the count value matches D2, the INTTQ0CC0
signal is generated.
Therefore, the INTTQ0CC0 signal may not be generated at the valid edge count of “(D1 + 1) times” or “(D2
+ 1) times” originally expected, but may be generated at the valid edge count of “(10000H + D2 + 1) times”.
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 369
(c) Operation of TQ0CCR1 to TQ0CCR3 registers
Figure 8-17. Configuration of TQ0CCR1 to TQ0CCR3 Registers
CCR0 buffer register
TQ0CE bit
TQ0CCR0 register
Clear
Match signal INTTQ0CC0 signal
INTTQ0CC3 signal
TIQ00 pin
(external event
count input)
TQ0CCR1
register
CCR1 buffer
register
Match signal INTTQ0CC1 signal
TQ0CCR3
register
CCR3 buffer
register
Match signal
INTTQ0CC2 signal
TQ0CCR2
register
CCR2 buffer
register
Match signal
16-bit counter
Edge
detector
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
370
If the set value of the TQ0CCRk register is smaller than the set value of the TQ0CCR0 register, the
INTTQ0CCk signal is generated once per cycle.
Remark k = 1 to 3
Figure 8-18. Timing Chart When D01 ≥ Dk1
D
01
D
11
D
21
D
31
D
21
D
11
D
31
D
01
D
01
D
21
D
11
D
31
D
01
D
21
D
11
D
31
D
01
D
21
D
11
D
31
FFFFH
16-bit counter
0000H
TQ0CE bit
TQ0CCR0 register
INTTQ0CC0 signal
TQ0CCR1 register
INTTQ0CC1 signal
TQ0CCR2 register
INTTQ0CC2 signal
TQ0CCR3 register
INTTQ0CC3 signal
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 371
If the set value of the TQ0CCRk register is greater than the set value of the TQ0CCR0 register, the
INTTQ0CCk signal is not generated because the count value of the 16-bit counter and the value of the
TQ0CCRk register do not match.
It is recommended to set FFFFH to the TQ0CCRk register when the TQ0CCRk register is not used.
Remark k = 1 to 3
Figure 8-19. Timing Chart When D01 < Dk1
D
01
D
11
D
21
L
L
L
D
31
D
01
D
01
D
01
D
01
FFFFH
16-bit counter
0000H
TQ0CE bit
TQ0CCR0 register
INTTQ0CC0 signal
TQ0CCR1 register
INTTQ0CC1 signal
TQ0CCR2 register
INTTQ0CC2 signal
TQ0CCR3 register
INTTQ0CC3 signal
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
372
8.6.3 External trigger pulse output mode (TQ0MD2 to TQ0MD0 bits = 010)
In the external trigger pulse output mode, 16-bit timer/event counter Q waits for a trigger when the
TQ0CTL0.TQ0CE bit is set to 1. When the valid edge of an external trigger input signal (TIQ00) is detected, 16-bit
timer/event counter Q starts counting, and outputs a PWM waveform (up to 3-phase) from the TOQ01 to TOQ03 pins.
Pulses can also be output by generating a software trigger instead of using the external trigger. When using a
software trigger, a square wave with a duty factor of 50% whose half cycle is the set value of the TQ0CCR0 register +
1 can also be output from the TOQ00 pin.
Figure 8-20. Configuration in External Trigger Pulse Output Mode
CCR0 buffer register
TQ0CE bit
TQ0CCR0 register
Clear
Match signal INTTQ0CC0 signal
TOQ03 pin
INTTQ0CC3 signal
TOQ00 pin
Note
Transfer
S
R
TQ0CCR1
register
CCR1 buffer
register
Match signal
TOQ01 pin
INTTQ0CC1 signal
Transfer
Transfer
S
R
TQ0CCR3
register
CCR3 buffer
register
Match signal
Transfer
TOQ02 pin
INTTQ0CC2 signal
S
R
TQ0CCR2
register
CCR2 buffer
register
Match signal
16-bit counter
Count
start
control
Edge
detector
Software trigger
generation
Output
controller
(RS-FF)
Output
controller
Output
controller
(RS-FF)
Output
controller
TIQ00 pin
Note
(external
trigger input)
Count
clock
selection
Note Because the external trigger input pin (TIQ00) and timer output pin (TOQ00) share the same alternate-
function pin, two functions cannot be used at the same time.
Caution In external trigger pulse output mode, select the internal clock (set the TQ0CTL1.TQ0EEE bit =
0) as the count clock.
<R>
<R>
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 373
Figure 8-21. Basic Timing in External Trigger Pulse Output Mode
D
1
D
2
D
3
D
1
D
2
D
3
D
1
D
2
D
3
D
1
D
1
D
2
D
3
Active level
width (D
2
)
Active level
width (D
2
)
Active level
width (D
2
)
Active level
width (D
3
)
Active level
width (D
3
)
Cycle (D
0
+ 1) Cycle (D
0
+ 1)Wait
for trigger
Active level
width (D
3
)
Cycle (D
0
+ 1)
FFFFH
16-bit counter
0000H
TQ0CE bit
External trigger input
(TIQ00 pin input)
TQ0CCR0 register
INTTQ0CC0 signal
TOQ00 pin output
(only when software
trigger is used)
TQ0CCR1 register
INTTQ0CC1 signal
TOQ01 pin output
TQ0CCR2 register
INTTQ0CC2 signal
TOQ02 pin output
TQ0CCR3 register
INTTQ0CC3 signal
TOQ03 pin output
Active level
width
(D
1
)
Active level
width
(D
1
)
Active level
width
(D
1
)
Active level
width
(D
1
)
Active level
width
(D
1
)
D
0
D
1
D
3
D
2
D
0
D
0
D
0
D
0
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
374
16-bit timer/event counter Q waits for a trigger when the TQ0CE bit is set to 1. When the trigger is generated, the
16-bit counter is cleared from FFFFH to 0000H, starts counting at the same time, and outputs a PWM waveform from
the TOQ0k pin. If the trigger is generated again while the counter is operating, the counter is cleared to 0000H and
restarted. (The output of the TOQ00 pin is inverted. The TOQ0k pin outputs a high-level regardless of low-level output
period and high-level output period statuses when a trigger occurs.)
The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.
Active level width = (Set value of TQ0CCRk register) × Count clock cycle
Cycle = (Set value of TQ0CCR0 register + 1) × Count clock cycle
Duty factor = (Set value of TQ0CCRk register)/(Set value of TQ0CCR0 register + 1)
The compare match request signal INTTQ0CC0 is generated when the 16-bit counter counts next time after its
count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare
match interrupt request signal INTTQ0CCk is generated when the count value of the 16-bit counter matches the value
of the CCRk buffer register.
The value set to the TQ0CCRm register is transferred to the CCRm buffer register when the count value of the 16-
bit counter matches the value of the CCR0 buffer register and the 16-bit counter is cleared to 0000H.
The valid edge of an external trigger input signal (TIQ00), or setting the software trigger (TQ0CTL1.TQ0EST bit) to
1 is used as the trigger.
Remark k = 1 to 3, m = 0 to 3
Figure 8-22. Setting of Registers in External Trigger Pulse Output Mode (1/3)
(a) TMQ0 control register 0 (TQ0CTL0)
0/1 0 0 0 0
TQ0CTL0
Select count clock
0: Stop counting
1: Enable counting
0/1 0/1 0/1
TQ0CKS2 TQ0CKS1 TQ0CKS0TQ0CE
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 375
Figure 8-22. Setting of Registers in External Trigger Pulse Output Mode (2/3)
(b) TMQ0 control register 1 (TQ0CTL1)
0 0/1 0 0 0
TQ0CTL1
0: Operate on count
clock selected by
TQ0CKS0 to TQ0CKS2 bits
Generate software trigger
when 1 is written
010
TQ0MD2 TQ0MD1 TQ0MD0TQ0EEETQ0EST
0, 1, 0:
External trigger pulse
output mode
(c) TMQ0 I/O control register 0 (TQ0IOC0)
0/1 0/1 0/1 0/1 0/1
TQ0IOC0
0: Disable TOQ00 pin output
1: Enable TOQ00 pin output
Setting of TOQ00 pin output level
in status of waiting for external trigger
0: Low level
1: High level
0: Disable TOQ01 pin output
1: Enable TOQ01 pin output
Setting of TOQ01 pin output level
in status of waiting for external trigger
0: Low level
1: High level
0/1 0/1 0/1
Note
TQ0OE1 TQ0OL0 TQ0OE0TQ0OL1
TOQ0k pin output
16-bit counter
• When TQ0OLk bit = 0
TOQ0k pin output
16-bit counter
• When TQ0OLk bit = 1
TQ0OE3 TQ0OL2 TQ0OE2TQ0OL3
Setting of TOQ03 pin output level
in status of waiting for external trigger
0: Low level
1: High level
0: Disable TOQ02 pin output
1: Enable TOQ02 pin output
Setting of TOQ02 pin output level
in status of waiting for external trigger
0: Low level
1: High level
0: Disable TOQ03 pin output
1: Enable TOQ03 pin output
Note Clear this bit to 0 when the TOQ00 pin is not used in the external trigger pulse output mode.
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
376
Figure 8-22. Setting of Registers in External Trigger Pulse Output Mode (3/3)
(d) TMQ0 I/O control register 2 (TQ0IOC2)
00000
TQ0IOC2
Select valid edge of external
trigger input (TIQ00 pin)
0 0/1 0/1
TQ0EES0 TQ0ETS1 TQ0ETS0TQ0EES1
(e) TMQ0 counter read buffer register (TQ0CNT)
The value of the 16-bit counter can be read by reading the TQ0CNT register.
(f) TMQ0 capture/compare registers 0 to 3 (TQ0CCR0 to TQ0CCR3)
If D0 is set to the TQ0CCR0 register, D1 to the TQ0CCR1 register, D2 to the TQ0CCR2 register, and D3,
to the TQ0CCR3 register, the cycle and active level of the PWM waveform are as follows.
Cycle = (D0 + 1) × Count clock cycle
TOQ01 pin PWM waveform active level width = D1 × Count clock cycle
TOQ02 pin PWM waveform active level width = D2 × Count clock cycle
TOQ03 pin PWM waveform active level width = D3 × Count clock cycle
Remarks 1. TMQ0 I/O control register 1 (TQ0IOC1) and TMQ0 option register 0 (TQ0OPT0) are not
used in the external trigger pulse output mode.
2. Updating TMQ0 capture/compare register 2 (TQ0CCR2) and TMQ0 capture/compare
register 3 (TQ0CCR3) is validated by writing TMQ0 capture/compare register 1 (TQ0CCR1).
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 377
(1) Operation flow in external trigger pulse output mode
Figure 8-23. Software Processing Flow in External Trigger Pulse Output Mode (1/2)
D
10
D
10
D
10
D
20
D
30
D
00
D
11
D
21
D
01
D
31
D
11
D
21
D
00
D
31
D
20
D
30
D
00
D
21
D
00
D
31
D
11
D
21
D
00
D
31
FFFFH
16-bit counter
0000H
TQ0CE bit
External trigger input
(TIQ00 pin input)
TQ0CCR0 register
CCR0 buffer register
INTTQ0CC0 signal
TOQ00 pin output
(only when software
trigger is used)
TQ0CCR1 register
CCR1 buffer register
INTTQ0CC1 signal
TOQ01 pin output
TQ0CCR2 register
CCR2 buffer register
INTTQ0CC2 signal
TOQ02 pin output
TQ0CCR3 register
CCR3 buffer register
INTTQ0CC3 signal
TOQ03 pin output
D
00
D
01
D
00
D
00
D
01
D
00
D
10
D
11
D
10
D
10
D
11
D
10
D
11
D
10
D
11
D
20
D
21
D
20
D
21
D
20
D
21
D
21
D
30
D
31
D
30
D
31
D
30
D
31
D
30
D
31
<1> <2> <3> <4> <5> <6> <7>
D
11
D
11
D
20
D
10
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
378
Figure 8-23. Software Processing Flow in External Trigger Pulse Output Mode (2/2)
START
<1> Count operation start flow
TQ0CE bit = 1
Register initial setting
TQ0CTL0 register
(TQ0CKS0 to TQ0CKS2 bits)
TQ0CTL1 register,
TQ0IOC0 register,
TQ0IOC2 register,
TQ0CCR0 to TQ0CCR3
registers
Initial setting of these
registers is performed
before setting the
TQ0CE bit to 1.
Writing of the TQ0CCR1
register must be performed
when the set duty factor is only
changed after writing the
TQ0CCR2 and TQ0CCR3
registers.
When the counter is cleared
after setting, the value of the
TQ0CCRm register is transferred
to the CCRm buffer register.
Writing the same value (same as the
TQ0CCR1 register already set) to the
TQ0CCR1 register is necessary only
when the set duty factor of TOQ02 and
TOQ03 pin outputs is changed.
When the counter is
cleared after setting,
the value of the TQ0CCRm
register is transferred to
the CCRm buffer register.
Only writing of the TQ0CCR1
register must be performed when
the set duty factor is only changed.
When counter is cleared after
setting, the value of the TQ0CCRm
register is transferred to the CCRm
buffer register.
Counting is stopped.
The TQ0CKS0 to
TQ0CKS2 bits can be
set at the same time
when counting is
enabled (TQ0CE bit = 1).
Trigger wait status
Writing of the TQ0CCR1
register must be performed
after writing the TQ0CCR0,
TQ0CCR2, and TQ0CCR3
registers.
When the counter is cleared
after setting, the value
of the TQ0CCRm register is
transferred to the CCRm buffer
registers.
Writing the same value (same
as the TQ0CCR1 register
already set) to the TQ0CCR1
register is necessary only
when the set cycle is changed.
<2> TQ0CCR0 to TQ0CCR3 register setting change flow
<3> TQ0CCR0 register setting change flow
<4> TQ0CCR1 to TQ0CCR3 register setting change flow
<5> TQ0CCR2 and TQ0CCR3 register setting change flow
<6> TQ0CCR1 register setting change flow
<7> Count operation stop flow
TQ0CE bit = 0
Setting of TQ0CCR2,
TQ0CCR3 registers
Setting of TQ0CCR1 register
Setting of TQ0CCR2,
TQ0CCR3 registers
Setting of TQ0CCR1 register
STOP
Setting of TQ0CCR1 register
Setting of TQ0CCR0 register
Setting of TQ0CCR1 register
Setting of TQ0CCR0, TQ0CCR2,
and TQ0CCR3 registers
TQ0CCR1 register
When the counter is
cleared after setting,
the value of the TQ0CCRm
register is transferred to
the CCRm buffer register.
Remark m = 0 to 3
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 379
(2) External trigger pulse output mode operation timing
(a) Note on changing pulse width during operation
To change the PWM waveform while the counter is operating, write the TQ0CCR1 register last.
Rewrite the TQ0CCRk register after writing the TQ0CCR1 register after the INTTQ0CC0 signal is detected.
FFFFH
16-bit counter
0000H
TQ0CE bit
External trigger input
(TIQ00 pin input)
D
30
D
00
D
01
D
30
D
30
D
20
D
20
D
20
D
21
D
11
D
00
D
00
D
31
D
01
D
01
D
21
D
11
D
31
TQ0CCR0 register
CCR0 buffer register
INTTQ0CC0 signal
TQ0CCR1 register
CCR1 buffer register
INTTQ0CC1 signal
TOQ01 pin output
TQ0CCR2 register
CCR2 buffer register
INTTQ0CC2 signal
TOQ02 pin output
TQ0CCR3 register
CCR3 buffer register
INTTQ0CC3 signal
TOQ03 pin output
TOQ00 pin output
(only when software
trigger is used)
D
10
D
10
D
10
D
00
D
11
D
10
D
11
D
10
D
21
D
20
D
21
D
20
D
31
D
30
D
31
D
30
D
00
D
01
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
380
In order to transfer data from the TQ0CCRm register to the CCRm buffer register, the TQ0CCR1 register
must be written.
To change both the cycle and active level width of the PWM waveform at this time, first set the cycle to the
TQ0CCR0 register, set the active level width to the TQ0CCR2 and TQ0CCR3 registers, and then set an
active level to the TQ0CCR1 register.
To change only the cycle of the PWM waveform, first set the cycle to the TQ0CCR0 register, and then write
the same value (same as the TQ0CCR1 register already set) to the TQ0CCR1 register.
To change only the active level width (duty factor) of the PWM waveform, first set an active level to the
TQ0CCR2 and TQ0CCR3 registers and then set an active level to the TQ0CCR1 register.
To change only the active level width (duty factor) of the PWM waveform output by the TOQ01 pin, only the
TQ0CCR1 register has to be set.
To change only the active level width (duty factor) of the PWM waveform output by the TOQ02 and TOQ03
pins, first set an active level width to the TQ0CCR2 and TQ0CCR3 registers, and then write the same
value (same as the TQ0CCR1 register already set) to the TQ0CCR1 register.
After data is written to the TQ0CCR1 register, the value written to the TQ0CCRm register is transferred to
the CCRm buffer register in synchronization with clearing of the 16-bit counter, and is used as the value
compared with the 16-bit counter.
To write the TQ0CCR0 to TQ0CCR3 registers again after writing the TQ0CCR1 register once, do so after
the INTTQ0CC0 signal is generated. Otherwise, the value of the CCRm buffer register may become
undefined because timing of transferring data from the TQ0CCRm register to the CCRm buffer register
conflicts with writing the TQ0CCRm register.
Remark m = 0 to 3
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 381
(b) 0%/100% output of PWM waveform
To output a 0% waveform, set the TQ0CCRk register to 0000H. The 16-bit counter is cleared to 0000H
and the INTTQ0CC0 and INTTQ0CCk signals are generated at the next timing after a match between the
count value of the 16-bit counter and the value of the CCR0 buffer register.
Count clock
16-bit counter
TQ0CE bit
TQ0CCR0 register
TQ0CCRk register
INTTQ0CC0 signal
INTTQ0CCk signal
TOQ0k pin output
External trigger input
(TIQ00 pin input)
D0
L
0000H
D0
0000H
D0
0000H
D0 − 1D00000FFFF 0000 D0 − 1D000000001
Remark k = 1 to 3
To output a 100% waveform, set a value of (set value of TQ0CCR0 register + 1) to the TQ0CCRk register.
If the set value of the TQ0CCR0 register is FFFFH, 100% output cannot be produced.
D
0
D
0
+ 1
D
0
D
0
+ 1
D
0
D
0
+ 1
D
0
0000FFFF 0000 D
0
00000001
Count clock
16-bit counter
TQ0CE bit
TQ0CCR0 register
TQ0CCRk register
INTTQ0CC0 signal
INTTQ0CCk signal
TOQ0k pin output
D
0
− 1D
0
− 1
External trigger input
(TIQ00 pin input)
L
Remark k = 1 to 3
<R>
<R>
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
382
(c) Conflict between trigger detection and match with CCRk buffer register
If the trigger is detected immediately after the INTTQ0CCk signal is generated, the 16-bit counter is
immediately cleared to 0000H, the output signal of the TOQ0k pin is asserted, and the counter continues
counting. Consequently, the inactive period of the PWM waveform is shortened.
16-bit counter
CCRk buffer register
INTTQ0CCk signal
TOQ0k pin output
External trigger input
(TIQ00 pin input)
D
k
D
k
− 10000FFFF 0000
Shortened
D
k
Remark k = 1 to 3
If the trigger is detected immediately before the INTTQ0CCk signal is generated, the INTTQ0CCk signal is
not generated, and the 16-bit counter is cleared to 0000H and continues counting. The output signal of the
TOQ0k pin remains active. Consequently, the active period of the PWM waveform is extended.
16-bit counter
CCRk buffer register
INTTQ0CCk signal
TOQ0k pin output
External trigger input
(TIQ00 pin input)
Dk
Dk − 2Dk − 1Dk0000FFFF 0000 0001
Extended
Remark k = 1 to 3
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 383
(d) Conflict between trigger detection and match with CCR0 buffer register
If the trigger is detected immediately after the INTTQ0CC0 signal is generated, the 16-bit counter is
cleared to 0000H and continues counting up. Therefore, the active period of the TOQ0k pin is extended by
time from generation of the INTTQ0CC0 signal to trigger detection.
16-bit counter
CCR0 buffer register
INTTQ0CC0 signal
TOQ0k pin output
External trigger input
(TIQ00 pin input)
D
0
D
0
− 1D
0
0000FFFF 0000 0000
Extended
Remark k = 1 to 3
If the trigger is detected immediately before the INTTQ0CC0 signal is generated, the INTTQ0CC0 signal is
not generated. The 16-bit counter is cleared to 0000H, the TOQ0k pin is asserted, and the counter
continues counting. Consequently, the inactive period of the PWM waveform is shortened.
16-bit counter
CCR0 buffer register
INTTQ0CC0 signal
TOQ0k pin output
External trigger input
(TIQ00 pin input)
D
0
D
0
− 1D
0
0000FFFF 0000 0001
Shortened
Remark k = 1 to 3
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
384
(e) Generation timing of compare match interrupt request signal (INTTQ0CCk)
The timing of generation of the INTTQ0CCk signal in the external trigger pulse output mode differs from
the timing of other mode INTTQ0CCk signals; the INTTQ0CCk signal is generated when the count value of
the 16-bit counter matches the value of the CCRk buffer register.
Count clock
16-bit counter
CCRk buffer register
TOQ0k pin output
INTTQ0CCk signal
D
k
D
k
− 2D
k
− 1D
k
D
k
+ 1 D
k
+ 2
Remark k = 1 to 3
Usually, the INTTQ0CCk signal is generated in synchronization with the next count up after the count value
of the 16-bit counter matches the value of the CCRk buffer register.
In the external trigger pulse output mode, however, it is generated one clock earlier. This is because the
timing is changed to match the timing of changing the output signal of the TOQ0k pin.
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 385
8.6.4 One-shot pulse output mode (TQ0MD2 to TQ0MD0 bits = 011)
In the one-shot pulse output mode, 16-bit timer/event counter Q waits for a trigger when the TQ0CTL0.TQ0CE bit is
set to 1. When the valid edge of an external trigger input (TIQ00) is detected, 16-bit timer/event counter Q starts
counting, and outputs a one-shot pulse from the TOQ01 to TOQ03 pins.
Instead of the external trigger, a software trigger can also be generated to output the pulse. the TOQ00 pin outputs
the active level while the 16-bit counter is counting, and the inactive level when the counter is stopped (waiting for a
trigger).
Figure 8-24. Configuration in One-Shot Pulse Output Mode
S
R
S
R
S
R
S
R
CCR0 buffer register
TQ0CE bit
TQ0CCR0 register
Clear
Match signal INTTQ0CC0 signal
TOQ03 pin
INTTQ0CC3 signal
TOQ00 pin
Note
Transfer
TQ0CCR1
register
CCR1 buffer
register
Match signal
TOQ01 pin
INTTQ0CC1 signal
Transfer
Transfer
TQ0CCR3
register
CCR3 buffer
register
Match signal
Transfer
TOQ02 pin
INTTQ0CC2 signal
TQ0CCR2
register
CCR2 buffer
register
Match signal
16-bit counter
Count start
control
Edge
detector
Software trigger
generation
Output
controller
(RS-FF)
Output
controller
(RS-FF)
Output
controller
(RS-FF)
Output
controller
(RS-FF)
TIQ00 pin
Note
(external
trigger input)
Count
clock
selection
Note Because the external trigger input pin (TIQ00) and timer output pin (TOQ00) share the same alternate-
function pin, two functions cannot be used at the same time.
Caution In one-shot pulse output mode, select the internal clock (set the TQ0CTL1.TQ0EEE bit = 0) as
the count clock.
<R>
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
386
Figure 8-25. Basic Timing in One-Shot Pulse Output Mode
D
0
D
1
D
2
D
3
D
1
D
2
D
3
D
0
D
1
D
2
D
3
D
0
D
1
D
2
D
3
D
0
Delay
(D
1
)
Active
level width
(D
0
− D
1
+ 1)
Delay
(D
1
)
Active
level width
(D
0
− D
1
+ 1)
Delay
(D
1
)
Active
level width
(D
0
− D
1
+ 1)
Delay
(D
2
)
Active
level width
(D
0
− D
2
+ 1)
Delay
(D
2
)
Active
level width
(D
0
− D
2
+ 1)
Delay
(D
2
)
Active
level width
(D
0
− D
2
+ 1)
Delay
(D
3
)
Active
level width
(D
0
− D
3
+ 1)
Delay
(D
3
)
Active
level width
(D
0
− D
3
+ 1)
Delay
(D
3
)
Active
level width
(D
0
− D
3
+ 1)
FFFFH
16-bit counter
0000H
TQ0CE bit
External trigger input
(TIQ00 pin input)
TQ0CCR0 register
INTTQ0CC0 signal
TQ0CCR2 register
INTTQ0CC2 signal
TOQ02 pin output
TQ0CCR3 register
INTTQ0CC3 signal
TOQ03 pin output
TQ0CCR1 register
INTTQ0CC1 signal
TOQ01 pin output
TOQ00 pin output
(only when software
trigger is used)
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 387
When the TQ0CE bit is set to 1, 16-bit timer/event counter Q waits for a trigger. When the trigger is generated, the
16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a one-shot pulse from the TOQ0k pin.
After the one-shot pulse is output, the 16-bit counter is set to 0000H, stops counting, and waits for a trigger. When the
trigger is generated again, the 16-bit counter starts counting from 0000H. If a trigger is generated again while the
one-shot pulse is being output, it is ignored.
The output delay period and active level width of the one-shot pulse can be calculated as follows.
Output delay period = (Set value of TQ0CCRk register) × Count clock cycle
Active level width = (Set value of TQ0CCR0 register − Set value of TQ0CCRk register + 1) × Count clock cycle
The compare match interrupt request signal INTTQ0CC0 is generated when the 16-bit counter counts after its
count value matches the value of the CCR0 buffer register. The compare match interrupt request signal INTTQ0CCk
is generated when the count value of the 16-bit counter matches the value of the CCRk buffer register.
The valid edge of an external trigger input (TIQ00 pin) or setting the software trigger (TQ0CTL1.TQ0EST bit) to 1 is
used as the trigger.
Remark k = 1 to 3
Figure 8-26. Setting of Registers in One-Shot Pulse Output Mode (1/3)
(a) TMQ0 control register 0 (TQ0CTL0)
0/1 0 0 0 0
TQ0CTL0
Select count clock
0: Stop counting
1: Enable counting
0/1 0/1 0/1
TQ0CKS2 TQ0CKS1 TQ0CKS0TQ0CE
(b) TMQ0 control register 1 (TQ0CTL1)
0 0/1 0 0 0
TQ0CTL1
0:
Generate software trigger
when 1 is written
011
TQ0MD2 TQ0MD1 TQ0MD0TQ0EEETQ0EST
0, 1, 1:
One-shot pulse output mode
Operate on count clock
selected by TQ0CKS0 to
TQ0CKS2 bits
<R>
<R>
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
388
Figure 8-26. Register Setting in One-Shot Pulse Output Mode (2/3)
(c) TMQ0 I/O control register 0 (TQ0IOC0)
TOQ0k pin output
16-bit counter
• When TQ0OLk bit = 0
TOQ0k pin output
16-bit counter
• When TQ0OLk bit = 1
0/1 0/1 0/1 0/1 0/1
TQ0IOC0
0: Disable TOQ00 pin output
1: Enable TOQ00 pin output
Setting of TOQ00 pin output level
in
status of waiting for external trigger
0: Low level
1: High level
0: Disable TOQ01 pin output
1: Enable TOQ01 pin output
Setting of TOQ01 pin output level
in
status of waiting for external trigger
0: Low level
1: High level
0/1 0/1 0/1
Note
TQ0OE1 TQ0OL0 TQ0OE0TQ0OL1
TQ0OE3 TQ0OL2 TQ0OE2TQ0OL3
Setting of TOQ03 pin output level
in
status of waiting for external trigger
0: Low level
1: High level
0: Disable TOQ02 pin output
1: Enable TOQ02 pin output
Setting of TOQ02 pin output level
in
status of waiting for external trigger
0: Low level
1: High level
0: Disable TOQ03 pin output
1: Enable TOQ03 pin output
Note Clear this bit to 0 when the TOQ00 pin is not used in the one-shot pulse output mode.
(d) TMQ0 I/O control register 2 (TQ0IOC2)
00000
TQ0IOC2
Select valid edge of external
trigger input (TIQ00 pin)
0 0/1 0/1
TQ0EES0 TQ0ETS1 TQ0ETS0TQ0EES1
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 389
Figure 8-26. Register Setting in One-Shot Pulse Output Mode (3/3)
(e) TMQ0 counter read buffer register (TQ0CNT)
The value of the 16-bit counter can be read by reading the TQ0CNT register.
(f) TMQ0 capture/compare registers 0 to 3 (TQ0CCR0 to TQ0CCR3)
If D0 is set to the TQ0CCR0 register and Dk to the TQ0CCRk register, the active level width and output
delay period of the one-shot pulse are as follows.
Active level width = (D0 − Dk + 1) × Count clock cycle
Output delay period = Dk × Count clock cycle
Caution If the set value of the TQ0CCRk register is greater than the set value of the TQ0CCR0
register in the one-shot pulse output mode, the one-shot pulse is not output.
Remarks 1. TMQ0 I/O control register 1 (TQ0IOC1) and TMQ0 option register 0 (TQ0OPT0) are not
used in the one-shot pulse output mode.
2. k = 1 to 3
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
390
(1) Operation flow in one-shot pulse output mode
Figure 8-27. Software Processing Flow in One-Shot Pulse Output Mode (1/2)
FFFFH
16-bit counter
0000H
TQ0CE bit
External trigger input
(TIQ00 pin input)
TQ0CCR0 register
INTTQ0CC0 signal
TOQ00 pin output
(only when software
trigger is used)
TQ0CCR1 register
INTTQ0CC1 signal
TOQ01 pin output
TQ0CCR2 register
INTTQ0CC2 signal
TOQ02 pin output
TQ0CCR3 register
INTTQ0CC3 signal
TOQ03 pin output
D00 D01
D11D10
D21D20
D31D30
D10
D20
D30
D11
D21
D31
D00
D01
<3><1> <2>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 391
Figure 8-27. Software Processing Flow in One-Shot Pulse Output Mode (2/2)
TQ0CE bit = 1
Register initial setting
TQ0CTL0 register
(TQ0CKS0 to TQ0CKS2 bits)
TQ0CTL1 register,
TQ0IOC0 register,
TQ0IOC2 register,
TQ0CCR0 to TQ0CCR3 registers
Initial setting of these
registers is performed
before setting the
TQ0CE bit to 1.
The TQ0CKS0 to
TQ0CKS2 bits can be
set at the same time
when counting has been
started (TQ0CE bit = 1).
Trigger wait status
START
<1> Count operation start flow
TQ0CE bit = 0 Count operation is
stopped
STOP
<3> Count operation stop flow
Setting of TQ0CCR0 to TQ0CCR3
registers
As rewriting the
TQ0CCRm register
immediately forwards
to the CCRm buffer
register, rewriting
immediately after
the generation of the
INTTQ0CC0 signal
is recommended.
<2> TQ0CCR0 to TQ0CCR3 register setting change flow
Remark m = 0 to 3
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
392
(2) Operation timing in one-shot pulse output mode
(a) Note on rewriting TQ0CCRm register
When the value of the TQ0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter
may overflow. If there is a possibility of overflow, stop counting and then change the set value.
D
k0
D
k1
D
01
D
01
D
00
D
k1
D
01
D
k0
D
k0
D
k1
D
00
D
00
FFFFH
16-bit counter
0000H
TQ0CE bit
External trigger input
(TIQ00 pin input)
TQ0CCR0 register
INTTQ0CC0 signal
TOQ00 pin output
(only when software
trigger is used)
TQ0CCRk register
INTTQ0CCk signal
TOQ0k pin output
Delay
(D
k0
)
Active level width
(D
00
− D
k0
+ 1)
Active level width
(D
01
− D
k1
+ 1)
Active level width
(D
01
− D
k1
+ 1)
Delay
(D
k1
)
Delay
(10000H + D
k1
)
When the TQ0CCR0 register is rewritten from D00 to D01 and the TQ0CCRk register from Dk0 to Dk1 where
D00 > D01 and Dk0 > Dk1, if the TQ0CCRk register is rewritten when the count value of the 16-bit counter is
greater than Dk1 and less than Dk0 and if the TQ0CCR0 register is rewritten when the count value is
greater than D01 and less than D00, each set value is reflected as soon as the register has been rewritten
and compared with the count value. The counter counts up to FFFFH and then counts up again from
0000H. When the count value matches Dk1, the counter generates the INTTQ0CCk signal and asserts the
TOQ0k pin. When the count value matches D01, the counter generates the INTTQ0CC0 signal, deasserts
the TOQ0k pin, and stops counting.
Therefore, the counter may output a pulse with a delay period or active period different from that of the
one-shot pulse that is originally expected.
Remark m = 0 to 3,
k = 1 to 3
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 393
(b) Generation timing of compare match interrupt request signal (INTTQ0CCk)
The generation timing of the INTTQ0CCk signal in the one-shot pulse output mode is different from other
mode INTTQ0CCk signals; the INTTQ0CCk signal is generated when the count value of the 16-bit counter
matches the value of the TQ0CCRk register.
Count clock
16-bit counter
TQ0CCRk register
TOQ0k pin output
INTTQ0CCk signal
D
k
D
k
− 2D
k
− 1D
k
D
k
+ 1 D
k
+ 2
Usually, the INTTQ0CCk signal is generated when the 16-bit counter counts up next time after its count
value matches the value of the TQ0CCRk register.
In the one-shot pulse output mode, however, it is generated one clock earlier. This is because the timing is
changed to match the change timing of the TOQ0k pin.
Remark k = 1 to 3
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
394
8.6.5 PWM output mode (TQ0MD2 to TQ0MD0 bits = 100)
In the PWM output mode, a PWM waveform is output from the TOQ01 to TOQ03 pins when the TQ0CTL0.TQ0CE
bit is set to 1.
In addition, a square wave with a duty factor of 50% with the set value of the TQ0CCR0 register + 1 as half its
cycle is output from the TOQ00 pin.
Figure 8-28. Configuration in PWM Output Mode
CCR0 buffer register
TQ0CE bit
TQ0CCR0 register
Clear
Match signal INTTQ0CC0 signal
TOQ03 pin
INTTQ0CC3 signal
TOQ00 pin
Note
Transfer
S
R
TQ0CCR1
register
CCR1 buffer
register
Match signal
TOQ01 pin
INTTQ0CC1 signal
Transfer
Transfer
S
R
TQ0CCR3
register
CCR3 buffer
register
Match signal
Transfer
TOQ02 pin
INTTQ0CC2 signal
S
R
TQ0CCR2
register
CCR2 buffer
register
Match signal
16-bit counter
Count
start
control
Output
controller
(RS-FF)
Output
controller
Output
controller
(RS-FF)
Output
controller
(RS-FF)
TIQ00 pin
Note
(external event
count input)
Internal count clock
Edge
detector
Count
clock
selection
Note Because the external event count input pin (TIQ00) and timer output pin (TOQ00) share the same
alternate-function pin, two functions cannot be used at the same time.
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 395
Figure 8-29. Basic Timing in PWM Output Mode
D
0
D
1
D
2
D
3
D
1
D
2
D
3
D
0
D
0
D
1
D
2
D
3
D
0
D
1
D
2
D
3
D
0
D
1
D
2
D
3
FFFFH
16-bit counter
0000H
TQ0CE bit
TQ0CCR0 register
INTTQ0CC0 signal
TOQ00 pin output
TQ0CCR1 register
INTTQ0CC1 signal
TOQ01 pin output
TQ0CCR2 register
INTTQ0CC2 signal
TOQ02 pin output
TQ0CCR3 register
INTTQ0CC3 signal
TOQ03 pin output
Active level
width (D
3
)
Cycle (D
0
+ 1) Cycle (D
0
+ 1) Cycle (D
0
+ 1) Cycle (D
0
+ 1)
Active level
width (D
3
)
Active level
width (D
3
)
Active level
width (D
3
)
Active
level width
(D
1
)
Active
level width
(D
1
)
Active
level width
(D
1
)
Active
level width
(D
1
)
Active
level width
(D
2
)
Active
level width
(D
2
)
Active
level width
(D
2
)
Active
level width
(D
2
)
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
396
When the TQ0CE bit is set to 1, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs
PWM waveform from the TOQ0k pin.
The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.
Active level width = (Set value of TQ0CCRk register) × Count clock cycle
Cycle = (Set value of TQ0CCR0 register + 1) × Count clock cycle
Duty factor = (Set value of TQ0CCRk register)/(Set value of TQ0CCR0 register + 1)
The PWM waveform can be changed by rewriting the TQ0CCRm register while the counter is operating. The newly
written value is reflected when the count value of the 16-bit counter matches the value of the CCR0 buffer register and
the 16-bit counter is cleared to 0000H.
The compare match interrupt request signal INTTQ0CC0 is generated when the 16-bit counter counts next time
after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The
compare match interrupt request signal INTTQ0CCk is generated when the count value of the 16-bit counter matches
the value of the CCRk buffer register.
Remark k = 1 to 3, m = 0 to 3
Figure 8-30. Setting of Registers in PWM Output Mode (1/3)
(a) TMQ0 control register 0 (TQ0CTL0)
0/1 0 0 0 0
TQ0CTL0
Select count clockNote
0: Stop counting
1: Enable counting
0/1 0/1 0/1
TQ0CKS2 TQ0CKS1 TQ0CKS0TQ0CE
Note The setting is invalid when the TQ0CTL1.TQ0EEE bit = 1.
(b) TMQ0 control register 1 (TQ0CTL1)
0 0 0/1 0 0
TQ0CTL1 100
TQ0MD2 TQ0MD1 TQ0MD0TQ0EEETQ0EST
1, 0, 0:
PWM output mode
0: Operate on count clock
selected by TQ0CKS0 to
TQ0CKS2 bits
1: Count external event
input signal
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 397
Figure 8-30. Setting of Registers in PWM Output Mode (2/3)
(c) TMQ0 I/O control register 0 (TQ0IOC0)
TOQ0k pin output
16-bit counter
• When TQ0OLk bit = 0
TOQ0k pin output
16-bit counter
• When TQ0OLk bit = 1
0/1 0/1 0/1 0/1 0/1
TQ0IOC0
0: Disable TOQ00 pin output
1: Enable TOQ00 pin output
Setting of TOQ00 pin output level
before count operation
0: Low level
1: High level
0: Disable TOQ01 pin output
1: Enable TOQ01 pin output
Setting of TOQ01 pin output level
before count operation
0: Low level
1: High level
0/1 0/1 0/1
Note
TQ0OE1 TQ0OL0 TQ0OE0TQ0OL1
TQ0OE3 TQ0OL2 TQ0OE2TQ0OL3
Setting of TOQ03 pin output level
before count operation
0: Low level
1: High level
0: Disable TOQ02 pin output
1: Enable TOQ02 pin output
Setting of TOQ02 pin output level
before count operation
0: Low level
1: High level
0: Disable TOQ03 pin output
1: Enable TOQ03 pin output
Note Clear this bit to 0 when the TOQ00 pin is not used in the PWM output mode.
(d) TMQ0 I/O control register 2 (TQ0IOC2)
0 0 0 0 0/1
TQ0IOC2
Select valid edge
of external event
count input
(TIQ00 pin).
0/1 0 0
TQ0EES0 TQ0ETS1 TQ0ETS0TQ0EES1
(e) TMQ0 counter read buffer register (TQ0CNT)
The value of the 16-bit counter can be read by reading the TQ0CNT register.
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
398
Figure 8-30. Register Setting in PWM Output Mode (3/3)
(f) TMQ0 capture/compare registers 0 to 3 (TQ0CCR0 and TQ0CCR3)
If D0 is set to the TQ0CCR0 register and Dk to the TQ0CCR1 register, the cycle and active level of the
PWM waveform are as follows.
Cycle = (D0 + 1) × Count clock cycle
Active level width = Dk × Count clock cycle
Remarks 1. TMQ0 I/O control register 1 (TQ0IOC1) and TMQ0 option register 0 (TQ0OPT0) are not
used in the PWM output mode.
2. Updating the TMQ0 capture/compare register 2 (TQ0CCR2) and TMQ0 capture/compare
register 3 (TQ0CCR3) is validated by writing the TMQ0 capture/compare register 1
(TQ0CCR1).
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 399
(1) Operation flow in PWM output mode
Figure 8-31. Software Processing Flow in PWM Output Mode (1/2)
D
10
D10 D10
D
20
D
30
D
00
D
11
D
21
D
01
D
31
D
11
D
21
D
00
D
31
D
20
D
30
D
00
D
21
D
00
D
31
D
11
D
21
D
00
D
31
FFFFH
16-bit counter
0000H
TQ0CE bit
TQ0CCR0 register
CCR0 buffer register
INTTQ0CC0 signal
TOQ00 pin output
TQ0CCR1 register
CCR1 buffer register
INTTQ0CC1 signal
TOQ01 pin output
TQ0CCR2 register
CCR2 buffer register
INTTQ0CC2 signal
TOQ02 pin output
TQ0CCR3 register
CCR3 buffer register
INTTQ0CC3 signal
TOQ03 pin output
D
00
D
01
D
00
D
00
D
01
D
00
D
10
D
11
D
10
D
10
D
11
D
10
D
11
D
10
D
11
D
11
D
20
D
21
D
20
D
21
D
20
D
21
D
21
D
30
D
31
D
30
D
31
D
30
D
31
D
30
D
31
<1> <2> <3> <4> <5> <6> <7>
D
11
D
10
D
20
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
400
Figure 8-31. Software Processing Flow in PWM Output Mode (2/2)
START
<1> Count operation start flow
TQ0CE bit = 1
Register initial setting
TQ0CTL0 register
(TQ0CKS0 to TQ0CKS2 bits)
TQ0CTL1 register,
TQ0IOC0 register,
TQ0IOC2 register,
TQ0CCR0 to TQ0CCR3
registers
Initial setting of these
registers is performed
before setting the
TQ0CE bit to 1.
Only writing of the TQ0CCR1
register must be performed
when the set duty factor is only
changed after writing the
TQ0CCR2 and TQ0CCR3
registers.
When the counter is cleared after
setting, the value of the
TQ0CCRm register is transferred
to the CCRm buffer register.
Writing the same value (same as the
TQ0CCR1 register already set) to the
TQ0CCR1 register is necessary only
when the set duty factor of the TOQ02
and TOQ03 pin outputs is changed.
When the counter is
cleared after setting,
the value of the TQ0CCRm
register is transferred to
the CCRm buffer register.
Only writing of the TQ0CCR1
register must be performed when
the set duty factor is only changed.
When counter is cleared after
setting, the value of the TQ0CCRm
register is transferred to the CCRm
buffer register.
Counting is stopped.
The TQ0CKS0 to
TQ0CKS2 bits can be
set at the same time
when counting is
enabled (TQ0CE bit = 1).
Writing of the TQ0CCR1
register must be performed
after writing the TQ0CCR0,
TQ0CCR2, and TQ0CCR3
registers.
When the counter is cleared
after setting, the value
of the TQ0CCRm register is
transferred to the CCRm buffer
registers.
Writing the same value (same
as the TQ0CCR1 register
already set) to the TQ0CCR1
register is necessary only
when the set cycle is changed.
<2> TQ0CCR0 to TQ0CCR3 register setting change flow
<3> TQ0CCR0 register setting change flow
<4> TQ0CCR1 to TQ0CCR3 register setting change flow
<5> TQ0CCR2 and TQ0CCR3 register setting change flow
<6> TQ0CCR1 register setting change flow
<7> Count operation stop flow
TQ0CE bit = 0
Setting of TQ0CCR2,
TQ0CCR3 registers
Setting of TQ0CCR1 register
Setting of TQ0CCR2,
TQ0CCR3 registers
Setting of TQ0CCR1 register
STOP
Setting of TQ0CCR1 register
Setting of TQ0CCR0 register
Setting of TQ0CCR1 register
Setting of TQ0CCR0, TQ0CCR2,
and TQ0CCR3 registers
TQ0CCR1 register
When the counter is
cleared after setting, the
value of the TQ0CCRm
register is transferred to
the CCRm buffer register.
Remark m = 0 to 3
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 401
(2) PWM output mode operation timing
(a) Changing pulse width during operation
To change the PWM waveform while the counter is operating, write the TQ0CCR1 register last.
Rewrite the TQ0CCRk register after writing the TQ0CCR1 register after the INTTQ0CC1 signal is detected.
FFFFH
16-bit counter
0000H
TQ0CE bit
D
30
D
00
D
01
D
30
D
30
D
20
D
20
D
20
D
21
D
11
D
00
D
00
D
31
D
01
D
01
D
21
D
11
D
31
TQ0CCR0 register
CCR0 buffer register
INTTQ0CC0 signal
TQ0CCR1 register
CCR1 buffer register
INTTQ0CC1 signal
TOQ01 pin output
TQ0CCR2 register
CCR2 buffer register
INTTQ0CC2 signal
TOQ02 pin output
TQ0CCR3 register
CCR3 buffer register
INTTQ0CC3 signal
TOQ03 pin output
TOQ00 pin output
D
10
D
10
D
10
D
00
D
11
D
10
D
11
D
10
D
21
D
20
D
21
D
20
D
31
D
30
D
31
D
30
D
00
D
01
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
402
To transfer data from the TQ0CCRm register to the CCRm buffer register, the TQ0CCR1 register must be
written.
To change both the cycle and active level of the PWM waveform at this time, first set the cycle to the
TQ0CCR0 register, set the active level width to the TQ0CCR2 and TQ0CCR3 registers, and then set an
active level width to the TQ0CCR1 register.
To change only the cycle of the PWM waveform, first set the cycle to the TQ0CCR0 register, and then write
the same value (same as the TQ0CCR1 register already set) to the TQ0CCR1 register.
To change only the active level width (duty factor) of PWM wave, first set the active level to the TQ0CCR2
and TQ0CCR3 registers, and then set an active level to the TQ0CCR1 register.
To change only the active level width (duty factor) of the PWM waveform output by the TOQ01 pin, only the
TQ0CCR1 register has to be set.
To change only the active level width (duty factor) of the PWM waveform output by the TOQ02 and TOQ03
pins, first set an active level width to the TQ0CCR2 and TQ0CCR3 registers, and then write the same
value (same as the TQ0CCR1 register already set) to the TQ0CCR1 register.
After the TQ0CCR1 register is written, the value written to the TQ0CCRm register is transferred to the
CCRm buffer register in synchronization with the timing of clearing the 16-bit counter, and is used as a
value to be compared with the value of the 16-bit counter.
To change only the cycle of the PWM waveform, first set a cycle to the TQ0CCR0 register, and then write
the same value to the TQ0CCR1 register.
To write the TQ0CCR0 to TQ0CCR3 registers again after writing the TQ0CCR1 register once, do so after
the INTTQ0CC0 signal is generated. Otherwise, the value of the CCRm buffer register may become
undefined because the timing of transferring data from the TQ0CCRm register to the CCRm buffer register
conflicts with writing the TQ0CCRm register.
Remark m = 0 to 3
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 403
(b) 0%/100% output of PWM waveform
To output a 0% waveform, set the TQ0CCRk register to 0000H. The 16-bit counter is cleared to 0000H
and the INTTQ0CC0 and INTQ0CCk signals are generated at the timing following the clock in which the
count value of the 16-bit counter matches the value of the CCR0 buffer register.
Count clock
16-bit counter
TQ0CE bit
TQ0CCR0 register
TQ0CCRk register
INTTQ0CC0 signal
INTTQ0CCk signal
TOQ0k pin output
D
0
0000H
D
0
0000H
D
0
0000H
D
0
− 1D
0
0000FFFF 0000 D
0
− 1D
0
00000001
Remark k = 1 to 3
To output a 100% waveform, set a value of (set value of TQ0CCR0 register + 1) to the TQ0CCRk register.
If the set value of the TQ0CCR0 register is FFFFH, 100% output cannot be produced.
Count clock
16-bit counter
TQ0CE bit
TQ0CCR0 register
TQ0CCRk register
INTTQ0CC0 signal
INTTQ0CCk signal
TOQ0k pin output
D
0
D
0
+ 1
D
0
D
0
+ 1
D
0
D
0
+ 1
D
0
− 1D
0
0000FFFF 0000 D
0
− 1D
0
00000001
L
Remark k = 1 to 3
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
404
(c) Generation timing of compare match interrupt request signal (INTTQ0CCk)
The timing of generation of the INTTQ0CCk signal in the PWM output mode differs from the timing of other
mode INTTQ0CCk signals; the INTTQ0CCk signal is generated when the count value of the 16-bit counter
matches the value of the TQ0CCRk register.
Count clock
16-bit counter
CCRk buffer register
TOQ0k pin output
INTTQ0CCk signal
D
k
D
k
− 2D
k
− 1D
k
D
k
+ 1 D
k
+ 2
Remark k = 1 to 3
Usually, the INTTQ0CCk signal is generated in synchronization with the next counting up after the count
value of the 16-bit counter matches the value of the TQ0CCRk register.
In the PWM output mode, however, it is generated one clock earlier. This is because the timing is changed
to match the change timing of the output signal of the TOQ0k pin.
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 405
8.6.6 Free-running timer mode (TQ0MD2 to TQ0MD0 bits = 101)
In the free-running timer mode, 16-bit timer/event counter Q starts counting when the TQ0CTL0.TQ0CE bit is set to
1. At this time, the TQ0CCRm register can be used as a compare register or a capture register, depending on the
setting of the TQ0OPT0.TQ0CCSm bit.
Remark m = 0 to 3
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
406
Figure 8-32. Configuration in Free-Running Timer Mode
TOQ03 pin
Note 2
TOQ02 pin
Note 2
TOQ01 pin
Note 2
TOQ00 pin
Note 1
INTTQ0OV signal
TQ0CCSm bit
(capture/compare
selection)
INTTQ0CC3 signal
INTTQ0CC2 signal
INTTQ0CC1 signal
INTTQ0CC0 signal
TIQ03 pin
Note 2
(capture
trigger input)
TQ0CCR3
register
(capture)
TIQ00 pin
Note 1
(external event
count input/
capture
trigger input)
Internal count clock
TQ0CE
bit
TIQ01 pin
Note 2
(capture
trigger input)
TIQ02 pin
Note 2
(capture
trigger input)
TQ0CCR0
register
(capture)
TQ0CCR1
register
(capture)
TQ0CCR2
register
(capture)
TQ0CCR3
register
(compare)
TQ0CCR2
register
(compare)
TQ0CCR1
register
(compare)
0
1
0
1
0
1
0
1
16-bit counter
TQ0CCR0
register
(compare)
Output
controller
Output
controller
Output
controller
Output
controller
Count
clock
selection
Edge
detector
Edge
detector
Edge
detector
Edge
detector
Edge
detector
Notes 1. Because the external event count input pin (TIQ00), capture trigger input pin (TIQ00), and timer
output pin (TOQ00) share the same alternate-function pin, two or more functions cannot be used at
the same time.
2. Because the capture trigger input pin (TIQ0k) and timer output pin (TOQ0k) share the same
alternate-function pin, two or more functions cannot be used at the same time (k = 1 to 3).
<R>
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 407
• Compare operation
When the TQ0CE bit is set to 1, 16-bit timer/event counter Q starts counting, and the output signals of the
TOQ00 to TOQ03 pins are inverted. When the count value of the 16-bit counter later matches the set value of
the TQ0CCRm register, a compare match interrupt request signal (INTTQ0CCm) is generated, and the output
signal of the TOQ0m pin is inverted.
The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFFH, it
generates an overflow interrupt request signal (INTTQ0OV) at the next clock, is cleared to 0000H, and continues
counting. At this time, the overflow flag (TQ0OPT0.TQ0OVF bit) is also set to 1. Confirm that the overflow flag
is set to 1 and then clear it to 0 by executing the CLR instruction via software.
The TQ0CCRm register can be rewritten while the counter is operating. If it is rewritten, the new value is
reflected immediately and compared with the count value.
Remark m = 0 to 3
Figure 8-33. Basic Timing in Free-Running Timer Mode (Compare Function)
D
10
D
20
D
30
D
00
D
20
D
31
D
31
D
30
D
00
D
11
D
11
D
21
D
01
D
11
D
21
D
01
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
FFFFH
16-bit counter
0000H
TOQ01 pin output
TQ0CCR2 register
INTTQ0CC2 signal
TOQ02 pin output
TQ0CCR3 register
INTTQ0CC3 signal
TOQ03 pin output
INTTQ0OV signal
TQ0OVF bit
TOQ00 pin output
TQ0CCR1 register
INTTQ0CC1 signal
TQ0CE bit
TQ0CCR0 register
INTTQ0CC0 signal
D
00
D
01
D
11
D
10
D
21
D
20
D
31
D
30
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
408
• Capture operation
When the TQ0CE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIQ0m pin
is detected, the count value of the 16-bit counter is stored in the TQ0CCRm register, and a capture interrupt
request signal (INTTQ0CCm) is generated.
The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFFH, it
generates an overflow interrupt request signal (INTTQ0OV) at the next clock, is cleared to 0000H, and continues
counting. At this time, the overflow flag (TQ0OPT0.TQ0OVF bit) is also set to 1. Confirm that the overflow flag
is set to 1 and then clear it to 0 by executing the CLR instruction via software.
Remark m = 0 to 3
Figure 8-34. Basic Timing in Free-Running Timer Mode (Capture Function)
D20
D00
D30
D10
D11
D21
D31
D12D01
D02
D22
D32
D03
D13
D33
D23
0000 D00 D01 D02 D03
0000 D10 D11 D12 D13
0000 D20 D21 D23D22
0000 D30 D31 D32 D33
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
FFFFH
16-bit counter
0000H
TIQ02 pin input
TQ0CCR2 register
INTTQ0CC2 signal
TIQ03 pin input
TQ0CCR3 register
INTTQ0CC3 signal
INTTQ0OV signal
TQ0OVF bit
TIQ01 pin input
TQ0CCR1 register
INTTQ0CC1 signal
TQ0CE bit
TIQ00 pin input
TQ0CCR0 register
INTTQ0CC0 signal
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 409
Figure 8-35. Register Setting in Free-Running Timer Mode (1/3)
(a) TMQ0 control register 0 (TQ0CTL0)
0/1 0 0 0 0
TQ0CTL0
Select count clock
Note
0: Stop counting
1: Enable counting
0/1 0/1 0/1
TQ0CKS2 TQ0CKS1 TQ0CKS0TQ0CE
Note The setting is invalid when the TQ0CTL1.TQ0EEE bit = 1
(b) TMQ0 control register 1 (TQ0CTL1)
0 0 0/1 0 0
TQ0CTL1 101
TQ0MD2 TQ0MD1 TQ0MD0TQ0EEETQ0EST
1, 0, 1:
Free-running timer mode
0: Operate with count
clock selected by
TQ0CKS0 to TQ0CKS2 bits
1: Count on external
event count input signal
(c) TMQ0 I/O control register 0 (TQ0IOC0)
0/1 0/1 0/1 0/1 0/1
TQ0IOC0
0: Disable TOQ00 pin output
1: Enable TOQ00 pin output
0: Disable TOQ01 pin output
1: Enable TOQ01 pin output
Setting of output level before
TOQ01 pin count operation
0: Low level
1: High level
0/1 0/1 0/1
TQ0OE1 TQ0OL0 TQ0OE0TQ0OL1
TQ0OE3 TQ0OL2 TQ0OE2TQ0OL3
Setting of output level before
TOQ03 pin count operation
0: Low level
1: High level
0: Disable TOQ02 pin output
1: Enable TOQ02 pin output
Setting of output level before
TOQ02 pin count operation
0: Low level
1: High level
0: Disable TOQ03 pin output
1: Enable TOQ03 pin output
Setting of output level before
TOQ00 pin count operation
0: Low level
1: High level
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
410
Figure 8-35. Register Setting in Free-Running Timer Mode (2/3)
(d) TMQ0 I/O control register 1 (TQ0IOC1)
0/1 0/1 0/1 0/1 0/1
TQ0IOC1
Select valid edge
of TIQ00 pin inputNote
Select valid edge
of TIQ01 pin input
0/1 0/1 0/1
TQ0IS2 TQ0IS1 TQ0IS0TQ0IS3
TQ0IS6 TQ0IS5 TQ0IS4TQ0IS7
Select valid edge
of TIQ02 pin input
Select valid edge
of TIQ03 pin input
Note Set the valid edge selection of the unused alternate external input signals to “No edge detection”.
(e) TMQ0 I/O control register 2 (TQ0IOC2)
0 0 0 0 0/1
TQ0IOC2
Select valid edge of
external event count input
(TIQ00 pin)Note
0/1 0 0
TQ0EES0 TQ0ETS1 TQ0ETS0TQ0EES1
Note Set the valid edge selection of the unused alternate external input signals to “No edge detection”.
(f) TMQ0 option register 0 (TQ0OPT0)
0/1 0/1 0/1 0/1 0
TQ0OPT0
Overflow flag
Specifies if TQ0CCR0
register functions as
capture or compare register
0: Compare register
1: Capture register
Specifies if TQ0CCR1
register functions as
capture or compare register
0: Compare register
1: Capture register
0 0 0/1
TQ0CCS0 TQ0OVFTQ0CCS1
TQ0CCS2TQ0CCS3
Specifies if TQ0CCR2
register functions as
capture or compare register
0: Compare register
1: Capture register
Specifies if TQ0CCR3
register functions as
capture or compare register
0: Compare register
1: Capture register
<R>
<R>
<R>
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 411
Figure 8-35. Register Setting in Free-Running Timer Mode (3/3)
(g) TMQ0 counter read buffer register (TQ0CNT)
The value of the 16-bit counter can be read by reading the TQ0CNT register.
(h) TMQ0 capture/compare registers 0 to 3 (TQ0CCR0 to TQ0CCR3)
These registers function as capture registers or compare registers depending on the setting of the
TQ0OPT0.TQ0CCSm bit.
When the registers function as capture registers, they store the count value of the 16-bit counter when
the valid edge input to the TIQ0m pin is detected.
When the registers function as compare registers and when Dm is set to the TQ0CCRm register, the
INTTQ0CCm signal is generated when the counter reaches (Dm + 1), and the output signal of the
TOQ0m pin is inverted.
Remark m = 0 to 3
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
412
(1) Operation flow in free-running timer mode
(a) When using capture/compare register as compare register
Figure 8-36. Software Processing Flow in Free-Running Timer Mode (Compare Function) (1/2)
D
10
D
20
D
30
D
00
D
10
D
20
D
30
D
00
D
11
D
31
D
01
D
21
D
21
D
11
D
11
D
31
D
01
D
00
D
10
D
20
D
30
D
01
D
11
D
21
D
31
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
<3><1>
<2> <2> <2>
FFFFH
16-bit counter
0000H
TQ0CE bit
TQ0CCR0 register
INTTQ0CC0 signal
TOQ00 pin output
TQ0CCR1 register
INTTQ0CC1 signal
TOQ01 pin output
TQ0CCR2 register
INTTQ0CC2 signal
TOQ02 pin output
TQ0CCR3 register
INTTQ0CC3 signal
TOQ03 pin output
INTTQ0OV signal
TQ0OVF bit
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 413
Figure 8-36. Software Processing Flow in Free-Running Timer Mode (Compare Function) (2/2)
TQ0CE bit = 1
Read TQ0OPT0 register
(check overflow flag).
Register initial setting
TQ0CTL0 register
(TQ0CKS0 to TQ0CKS2 bits)
TQ0CTL1 register,
TQ0IOC0 register,
TQ0IOC2 register,
TQ0OPT0 register,
TQ0CCR0 to TQ0CCR3 registers
Initial setting of these registers
is performed before setting the
TQ0CE bit to 1.
The TQ0CKS0 to TQ0CKS2 bits
can be set at the same time
when counting has been started
(TQ0CE bit = 1).
START
Execute instruction to clear
TQ0OVF bit (CLR TQ0OVF).
<1> Count operation start flow
<2> Overflow flag clear flow
TQ0CE bit = 0
Counter is initialized and
counting is stopped by
clearing TQ0CE bit to 0.
STOP
<3> Count operation stop flow
TQ0OVF bit = 1 No
Yes
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
414
(b) When using capture/compare register as capture register
Figure 8-37. Software Processing Flow in Free-Running Timer Mode (Capture Function) (1/2)
D
20
D
00
D
30
D
10
D
11
D
21
D
31
D
12
D
01
D
02
D
22
D
32
D
03
D
13
D
33
D
23
0000 D
00
D
01
D
02
D
03
0000
0000
0000
0000
0000 D
10
D
11
D
12
D
13
0000 D
20
D
21
D
23
D
22
0000 D
30
D
31
D
32
D
33
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
<3><1>
<2> <2> <2>
FFFFH
16-bit counter
0000H
TQ0CE bit
TIQ02 pin input
TQ0CCR2 register
INTTQ0CC2 signal
TIQ03 pin input
TQ0CCR3 register
INTTQ0CC3 signal
INTTQ0OV signal
TQ0OVF bit
TIQ01 pin input
TQ0CCR1 register
INTTQ0CC1 signal
TIQ00 pin input
TQ0CCR0 register
INTTQ0CC0 signal
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 415
Figure 8-37. Software Processing Flow in Free-Running Timer Mode (Capture Function) (2/2)
TQ0CE bit = 1
Read TQ0OPT0 register
(check overflow flag).
Register initial setting
TQ0CTL0 register
(TQ0CKS0 to TQ0CKS2 bits)
TQ0CTL1 register,
TQ0IOC1 register,
TQ0OPT0 register
Initial setting of these registers
is performed before setting the
TQ0CE bit to 1.
The TQ0CKS0 to TQ0CKS2 bits can
be set at the same time when counting
has been started (TQ0CE bit = 1).
START
Execute instruction to clear
TQ0OVF bit (CLR TQ0OVF).
<1> Count operation start flow
<2> Overflow flag clear flow
TQ0CE bit = 0
Counter is initialized and
counting is stopped by
clearing TQ0CE bit to 0.
STOP
<3> Count operation stop flow
TQ0OVF bit = 1 No
Yes
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
416
(2) Operation timing in free-running timer mode
(a) Interval operation with compare register
When 16-bit timer/event counter Q is used as an interval timer with the TQ0CCRm register used as a
compare register, software processing is necessary for setting a comparison value to generate the next
interrupt request signal each time the INTTQ0CCm signal has been detected.
Remark m = 0 to 3
D
00
D
10
D
20
D
01
D
30
D
12
D
03
D
22
D
31
D
21
D
23
D
02
D
13
FFFFH
16-bit counter
0000H
TQ0CE bit
TQ0CCR0 register
INTTQ0CC0 signal
TOQ00 pin output
TQ0CCR1 register
INTTQ0CC1 signal
TOQ01 pin output
TQ0CCR2 register
INTTQ0CC2 signal
TOQ02 pin output
TQ0CCR3 register
INTTQ0CC3 signal
TOQ03 pin output
Interval period
(D
00
+ 1)
Interval period
(10000H +
D
02
− D
01
)
Interval period
(D
01
− D
00
)
Interval period
(D
03
− D
02
)
Interval period
(D
04
− D
03
)
D
00
D
01
D
02
D
03
D
04
D
05
Interval period
(D
10
+ 1)
Interval period
(10000H + D
12
− D
11
)
Interval period
(D
11
− D
10
)
Interval period
(D
13
− D
12
)
D
10
D
11
D
12
D
13
D
14
Interval period
(D
20
+ 1)
Interval period
(10000H + D
21
− D
20
)
Interval period
(10000H + D
23
− D
22
)
Interval period
(D
22
− D
21
)
Interval period
(D
30
+ 1)
Interval period
(10000H + D
31
− D
30)
D
20
D
21
D
22
D
23
D
31
D
30
D
32
D
04
D
11
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 417
When performing an interval operation in the free-running timer mode, two intervals can be set with one
channel.
To perform the interval operation, the value of the corresponding TQ0CCRm register must be re-set in the
interrupt servicing that is executed when the INTTQ0CCm signal is detected.
The set value for re-setting the TQ0CCRm register can be calculated by the following expression, where
“Dm” is the interval period.
Compare register default value: Dm − 1
Value set to compare register second and subsequent time: Previous set value + Dm
(If the calculation result is greater than FFFFH, subtract 10000H from the result and set this value to the
register.)
Remark m = 0 to 3
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
418
(b) Pulse width measurement with capture register
When pulse width measurement is performed with the TQ0CCRm register used as a capture register,
software processing is necessary for reading the capture register each time the INTTQ0CCm signal has
been detected and for calculating an interval.
D
20
D
00
D
30
D
10
D
11
D
21
D
31
D
12
D
01
D
02
D
32
D
13
D
03
D
22
D
33
D
23
0000
Pulse interval
(10000H +
D
01
− D
00
)
Pulse interval
(10000H +
D
02
− D
01
)
Pulse interval
(10000H +
D
03
− D
02
)
D
00
D
01
D
02
D
03
Pulse interval
(D
00
+ 1)
0000
Pulse interval
(10000H +
D
11
− D
10
)
Pulse interval
(10000H +
D
12
− D
11
)
Pulse interval
(D
13
− D
12
)
D
10
D
11
D
12
D
13
Pulse interval
(D
10
+ 1)
0000
Pulse interval
(10000H +
D
21
− D
20
)
Pulse interval
(20000H +
D
22
− D
21
)
Pulse interval
(D
23
− D
22
)
D
20
D
21
D
23
D
22
Pulse interval
(D
20
+ 1)
0000
Pulse interval
(10000H +
D
31
− D
30
)
Pulse interval
(10000H +
D
32
− D
31
)
Pulse interval
(10000H +
D
33
− D
32
)
D
30
D
31
D
32
D
33
Pulse interval
(D
30
+ 1)
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
Cleared to 0 by
CLR instruction
FFFFH
16-bit counter
0000H
TQ0CE bit
TIQ00 pin input
TQ0CCR0 register
INTTQ0CC0 signal
TIQ02 pin input
TQ0CCR2 register
INTTQ0CC2 signal
TIQ03 pin input
TQ0CCR3 register
INTTQ0CC3 signal
INTTQ0OV signal
TQ0OVF bit
TIQ01 pin input
TQ0CCR1 register
INTTQ0CC1 signal
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 419
When executing pulse width measurement in the free-running timer mode, four pulse widths can be
measured with one channel.
To measure a pulse width, the pulse width can be calculated by reading the value of the TQ0CCRm
register in synchronization with the INTTQ0CCm signal, and calculating the difference between the read
value and the previously read value.
Remark m = 0 to 3
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
420
(c) Processing of overflow when two or more capture registers are used
Care must be exercised in processing the overflow flag when two capture registers are used. First, an
example of incorrect processing is shown below.
Example of incorrect processing when two or more capture registers are used
FFFFH
16-bit counter
0000H
TQ0CE bit
TIQ00 pin input
TQ0CCR0 register
TIQ01 pin input
TQ0CCR1 register
INTTQ0OV signal
TQ0OVF bit
D
00
D
01
D
10
D
11
D
10
<1> <2> <3> <4>
D
00
D
11
D
01
The following problem may occur when two pulse widths are measured in the free-running timer mode.
<1> Read the TQ0CCR0 register (setting of the default value of the TIQ00 pin input).
<2> Read the TQ0CCR1 register (setting of the default value of the TIQ01 pin input).
<3> Read the TQ0CCR0 register.
Read the overflow flag. If the overflow flag is 1, clear it to 0.
Because the overflow flag is 1, the pulse width can be calculated by (10000H + D01 − D00).
<4> Read the TQ0CCR1 register.
Read the overflow flag. Because the flag is cleared in <3>, 0 is read.
Because the overflow flag is 0, the pulse width can be calculated by (D11 − D10) (incorrect).
When two capture registers are used, and if the overflow flag is cleared to 0 by one capture register, the
other capture register may not obtain the correct pulse width.
Use software when using two capture registers. An example of how to use software is shown below.
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 421
(1/2)
Example when two capture registers are used (using overflow interrupt)
FFFFH
16-bit counter
0000H
TQ0CE bit
INTTQ0OV signal
TQ0OVF bit
TQ0OVF0 flag
Note
TIQ00 pin input
TQ0CCR0 register
TQ0OVF1 flag
Note
TIQ01 pin input
TQ0CCR1 register D
10
D
11
D
00
D
01
D
10
<1> <2> <5> <6><3> <4>
D
00
D
11
D
01
Note The TQ0OVF0 and TQ0OVF1 flags are set on the internal RAM by software.
<1> Read the TQ0CCR0 register (setting of the default value of the TIQ00 pin input).
<2> Read the TQ0CCR1 register (setting of the default value of the TIQ01 pin input).
<3> An overflow occurs. Set the TQ0OVF0 and TQ0OVF1 flags to 1 in the overflow interrupt servicing,
and clear the overflow flag to 0.
<4> Read the TQ0CCR0 register.
Read the TQ0OVF0 flag. If the TQ0OVF0 flag is 1, clear it to 0.
Because the TQ0OVF0 flag is 1, the pulse width can be calculated by (10000H + D01 − D00).
<5> Read the TQ0CCR1 register.
Read the TQ0OVF1 flag. If the TQ0OVF1 flag is 1, clear it to 0 (the TQ0OVF0 flag is cleared in
<4>, and the TQ0OVF1 flag remains 1).
Because the TQ0OVF1 flag is 1, the pulse width can be calculated by (10000H + D11 − D10)
(correct).
<6> Same as <3>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
422
(2/2)
Example when two capture registers are used (without using overflow interrupt)
FFFFH
16-bit counter
0000H
TQ0CE bit
INTTQ0OV signal
TQ0OVF bit
TQ0OVF0 flag
Note
TIQ00 pin input
TQ0CCR0 register
TQ0OVF1 flag
Note
TIQ01 pin input
TQ0CCR1 register D
10
D
11
D
00
D
01
D
10
<1> <2> <5> <6><3> <4>
D
00
D
11
D
01
L
Note The TQ0OVF0 and TQ0OVF1 flags are set on the internal RAM by software.
<1> Read the TQ0CCR0 register (setting of the default value of the TIQ00 pin input).
<2> Read the TQ0CCR1 register (setting of the default value of the TIQ01 pin input).
<3> An overflow occurs. Nothing is done by software.
<4> Read the TQ0CCR0 register.
Read the overflow flag. If the overflow flag is 1, set only the TQ0OVF1 flag to 1, and clear the
overflow flag to 0.
Because the overflow flag is 1, the pulse width can be calculated by (10000H + D01 − D00).
<5> Read the TQ0CCR1 register.
Read the overflow flag. Because the overflow flag is cleared in <4>, 0 is read.
Read the TQ0OVF1 flag. If the TQ0OVF1 flag is 1, clear it to 0.
Because the TQ0OVF1 flag is 1, the pulse width can be calculated by (10000H + D11 − D10)
(correct).
<6> Same as <3>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 423
(d) Processing of overflow if capture trigger interval is long
If the pulse width is greater than one cycle of the 16-bit counter, care must be exercised because an
overflow may occur more than once from the first capture trigger to the next. First, an example of incorrect
processing is shown below.
Example of incorrect processing when capture trigger interval is long
FFFFH
16-bit counter
0000H
TQ0CE bit
TIQ0m pin input
TQ0CCRm register
INTTQ0OV signal
TQ0OVF bit
Dm0 Dm1
Dm0
Dm1
<1> <2> <3> <4>
1 cycle of 16-bit counter
Pulse width
The following problem may occur when a long pulse width in the free-running timer mode.
<1> Read the TQ0CCRm register (setting of the default value of the TIQ0m pin input).
<2> An overflow occurs. Nothing is done by software.
<3> An overflow occurs a second time. Nothing is done by software.
<4> Read the TQ0CCRm register.
Read the overflow flag. If the overflow flag is 1, clear it to 0.
Because the overflow flag is 1, the pulse width can be calculated by (10000H + Dm1 − Dm0)
(incorrect).
Actually, the pulse width must be (20000H + Dm1 − Dm0) because an overflow occurs twice.
Remark m = 0 to 3
If an overflow occurs twice or more when the capture trigger interval is long, the correct pulse width may
not be obtained.
If the capture trigger interval is long, slow the count clock to lengthen one cycle of the 16-bit counter, or
use software. An example of how to use software is shown next.
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
424
Example when capture trigger interval is long
FFFFH
16-bit counter
0000H
TQ0CE bit
TIQ0m pin input
TQ0CCRm register
INTTQ0OV signal
TQ0OVF bit
Overflow
counter
Note
D
m0
D
m1
1H0H 2H 0H
D
m0
D
m1
<1> <2> <3> <4>
1 cycle of 16-bit counter
Pulse width
Note The overflow counter is set arbitrarily by software on the internal RAM.
<1> Read the TQ0CCRm register (setting of the default value of the TIQ0m pin input).
<2> An overflow occurs. Increment the overflow counter and clear the overflow flag to 0 in the overflow
interrupt servicing.
<3> An overflow occurs a second time. Increment (+1) the overflow counter and clear the overflow flag
to 0 in the overflow interrupt servicing.
<4> Read the TQ0CCRm register.
Read the overflow counter.
→ When the overflow counter is “N”, the pulse width can be calculated by (N × 10000H + Dm1 –
Dm0).
In this example, the pulse width is (20000H + Dm1 – Dm0) because an overflow occurs twice.
Clear the overflow counter (0H).
Remark m = 0 to 3
(e) Clearing overflow flag
The overflow flag can be cleared to 0 by clearing the TQ0OVF bit to 0 with the CLR instruction after
reading TQ0OVF bit = 1 and by writing 8-bit data (bit 0 is 0) to the TQ0OPT0 register after reading
TQ0OVF bit = 1.
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 425
(3) Note on capture operation
If the capture operation is used and if a slow clock is selected as the count clock, FFFFH, not 0000H, may be
captured to the TQ0CCRm register if the capture trigger is input immediately after the TQ0CTL0.TQ0CE bit is
set to 1 (m = 0 to 3).
Count clock
0000H
FFFFH
TQ0CE bit
TQ0CCR0 register FFFFH 0001H0000H
TIQ00 pin input
Capture trigger input
16-bit counter
Sampling clock
Capture trigger input
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
426
8.6.7 Pulse width measurement mode (TQ0MD2 to TQ0MD0 bits = 110)
In the pulse width measurement mode, 16-bit timer/event counter Q starts counting when the TQ0CTL0.TQ0CE bit
is set to 1. Each time the valid edge input to the TIQ0m pin has been detected, the count value of the 16-bit counter is
stored in the TQ0CCRm register, and the 16-bit counter is cleared to 0000H.
The interval of the valid edge can be measured by reading the TQ0CCRm register after a capture interrupt request
signal (INTTQ0CCm) occurs.
In case of Figure 8-39, select either of the TIQ00 to TIQ03 pins as the capture trigger input pin. Specify “No edge
detected” by using the TQ0IOC1 register for the unused pins.
Remark m = 0 to 3
k = 1 to 3
Figure 8-38. Configuration in Pulse Width Measurement Mode
INTTQ0OV signal
INTTQ0CC0 signal
INTTQ0CC1 signal
INTTQ0CC2 signal
INTTQ0CC3 signal
TIQ03 pin
(capture
trigger input)
TQ0CCR3
register
(capture)
TIQ00 pin
(capture
trigger input)
TQ0CE
bit
TIQ01 pin
(capture
trigger input)
TIQ02 pin
(capture
trigger input)
TQ0CCR0
register
(capture)
TQ0CCR1
register
(capture)
TQ0CCR2
register
(capture)
16-bit counter
Clear
Edge
detector
Edge
detector
Edge
detector
Edge
detector
Count
clock
selection
Caution In the pulse width measurement mode, select the internal clock (set the
TQ0CTL1.TQ0EEE bit = 0) as the count clock.
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 427
Figure 8-39. Basic Timing in Pulse Width Measurement Mode
FFFFH
16-bit counter
0000H
TQ0CE bit
TIQ0m pin input
TQ0CCRm register
INTTQ0CCm signal
INTTQ0OV signal
TQ0OVF bit
D
0
0000H D
1
D
2
D
3
Cleared to 0 by
CLR instruction
Remark m = 0 to 3
When the TQ0CE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIQ0m pin is
later detected, the count value of the 16-bit counter is stored in the TQ0CCRm register, the 16-bit counter is cleared to
0000H, and a capture interrupt request signal (INTTQ0CCm) is generated.
The pulse width is calculated as follows.
Pulse width = Captured value × Count clock cycle
If the valid edge is not input to the TIQ0m pin even when the 16-bit counter counted up to FFFFH, an overflow
interrupt request signal (INTTQ0OV) is generated at the next count clock, and the counter is cleared to 0000H and
continues counting. At this time, the overflow flag (TQ0OPT0.TQ0OVF bit) is also set to 1. Clear the overflow flag to 0
by executing the CLR instruction via software.
If the overflow flag is set to 1, the pulse width can be calculated as follows.
Pulse width = (10000H × TQ0OVF bit set (1) count + Captured value) × Count clock cycle
Remark m = 0 to 3
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
428
Figure 8-40. Register Setting in Pulse Width Measurement Mode (1/2)
(a) TMQ0 control register 0 (TQ0CTL0)
0/1 0 0 0 0
TQ0CTL0
Select count clock
0: Stop counting
1: Enable counting
0/1 0/1 0/1
TQ0CKS2 TQ0CKS1 TQ0CKS0TQ0CE
(b) TMQ0 control register 1 (TQ0CTL1)
00000
TQ0CTL1 110
TQ0MD2 TQ0MD1 TQ0MD0TQ0EEETQ0EST
1, 1, 0:
Pulse width measurement mode
0: Operate with count
clock selected by
TQ0CKS0 to TQ0CKS2 bits
(c) TMQ0 I/O control register 1 (TQ0IOC1)
0/1 0/1 0/1 0/1 0/1
TQ0IOC1
Select valid edge
of TIQ00 pin input
Select valid edge
of TIQ01 pin input
0/1 0/1 0/1
TQ0IS2 TQ0IS1 TQ0IS0TQ0IS3
TQ0IS6 TQ0IS5 TQ0IS4TQ0IS7
Select valid edge
of TIQ02 pin input
Select valid edge
of TIQ03 pin input
<R>
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 429
Figure 8-40. Register Setting in Pulse Width Measurement Mode (2/2)
(d) TMQ0 option register 0 (TQ0OPT0)
00000
TQ0OPT0
Overflow flag
0 0 0/1
TQ0CCS0 TQ0OVFTQ0CCS1
TQ0CCS2TQ0CCS3
(e) TMQ0 counter read buffer register (TQ0CNT)
The value of the 16-bit counter can be read by reading the TQ0CNT register.
(f) TMQ0 capture/compare registers 0 to 3 (TQ0CCR0 to TQ0CCR3)
These registers store the count value of the 16-bit counter when the valid edge input to the TIQ0m pin
is detected.
Remarks 1. TMQ0 I/O control register 0 (TQ0IOC0) and TMQ0 I/O control register 2 (TQ0IOC2) are
not used in the pulse width measurement mode.
2. m = 0 to 3
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD
430
(1) Operation flow in pulse width measurement mode
Figure 8-41. Software Processing Flow in Pulse Width Measurement Mode
TQ0CE bit = 1
TQ0CE bit = 0
Register initial setting
TQ0CTL0 register
(TQ0CKS0 to TQ0CKS2 bits),
TQ0CTL1 register,
TQ0IOC1 register,
TQ0OPT0 register
Initial setting of these registers
is performed before setting the
TQ0CE bit to 1.
The TQ0CKS0 to TQ0CKS2 bits can
be set at the same time when counting
has been started (TQ0CE bit = 1).
The counter is initialized and counting
is stopped by clearing the TQ0CE bit to 0.
START
STOP
<1> Count operation start flow
<2> Count operation stop flow
<1> <2>
FFFFH
16-bit counter
0000H
TQ0CE bit
TIQ00 pin input
TQ0CCR0 register
INTTQ0CC0 signal
D00000H 0000HD1D2
<R>
CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
User’s Manual U16541EJ5V1UD 431
(2) Operation timing in pulse width measurement mode
(a) Clearing overflow flag
The overflow flag can be cleared to 0 by clearing the TQ0OVF bit to 0 with the CLR instruction after
reading the TQ0OVF bit when it is 1 and by writing 8-bit data (bit 0 is 0) to the TQ0OPT0 register after
reading the TQ0OVF bit when it is 1.
(3) Note
If a slow clock is selected as the count clock, FFFFH, not 0000H, may be captured to the TQ0CCRm register if
the capture trigger is input immediately after the TQ0CTL0.TQ0CE bit is set to 1 (m = 0 to 3).
0000H
FFFFH
FFFFH 0002H0000H
Capture trigger input Capture trigger input
Count clock
TQ0CE bit
TQ0CCR0 register
TIQ00 pin input
16-bit counter
Sampling clock
8.7 Selector Function
For the selector function, see 7.7 Selector Function.
<R>
User’s Manual U16541EJ5V1UD
432
CHAPTER 9 16-BIT INTERVAL TIMER M (TMM)
Timer M (TMM) is a 16-bit interval timer.
The V850ES/SG2 and V850ES/SG2-H incorporate TMM0.
9.1 Overview
The TMM0 has the following functions.
• Interval function
• 8 clocks selectable
• 16-bit counter × 1
(The 16-bit counter cannot be read during timer count operation.)
• Compare register × 1
(The compare register cannot be written during timer count operation.)
• Compare match interrupt × 1
Timer M supports only the clear & start mode. The free-running timer mode is not supported.
CHAPTER 9 16-BIT INTERVAL TIMER M (TMM)
User’s Manual U16541EJ5V1UD 433
9.2 Configuration
TMM0 includes the following hardware.
Table 9-1. Configuration of TMM0
Item Configuration
Timer register 16-bit counter
Register TMM0 compare register 0 (TM0CMP0)
Control register TMM0 control register 0 (TM0CTL0)
Figure 9-1. Block Diagram of TMM0
TM0CTL0
Internal bus
f
XX
f
XX
/2
f
XX
/4
f
XX
/64
f
XX
/512
INTWT
f
R
/8
f
XT
Controller
16-bit counter
Match
Clear
INTTM0EQ0
TM0CMP0
TM0CE
TM0CKS2 TM0CKS1TM0CKS0
Selector
Remark fXX: Main clock frequency
fR: Internal oscillation clock frequency
f
XT: Subclock frequency
INTWT: Watch timer interrupt request signal
(1) 16-bit counter
This is a 16-bit counter that counts the internal clock.
The 16-bit counter cannot be read or written.
(2) TMM0 compare register 0 (TM0CMP0)
The TM0CMP0 register is a 16-bit compare register.
This register can be read or written in 16-bit units.
Reset input clears this register to 0000H.
The same value can always be written to the TM0CMP0 register by software.
During the TMM0 operation (TM0CTL0.TM0CE bit = 1), rewriting the TM0CMP0 register is prohibited.
TM0CMP0
12 10 8 6 4 2
After reset: 0000H R/W Address: FFFFF694H
14 0
13 11 9 7 5 3
15 1
CHAPTER 9 16-BIT INTERVAL TIMER M (TMM)
User’s Manual U16541EJ5V1UD
434
9.3 Register
(1) TMM0 control register (TM0CTL0)
The TM0CTL0 register is an 8-bit register that controls the TMM0 operation.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
The same value can always be written to the TM0CTL0 register by software.
TM0CE
TMM0 operation disabled (16-bit counter reset asynchronously).
Operation clock application stopped.
TMM0 operation enabled. Operation clock application started. TMM0
operation started.
TM0CE
0
1
Internal clock operation enable/disable specification
TM0CTL0 0 0 0 0 TM0CKS2 TM0CKS1 TM0CKS0
654321
After reset: 00H R/W Address: FFFFF690H
The internal clock control and internal circuit reset for TMM0 are performed
asynchronously with the TM0CE bit. When the TM0CE bit is cleared to 0, the
internal clock of TMM0 is disabled (fixed to low level) and 16-bit counter is reset
asynchronously.
<7> 0
f
XX
f
XX
/2
f
XX
/4
f
XX
/64
f
XX
/512
INTWT
f
R
/8
f
XT
TM0CKS2
0
0
0
0
1
1
1
1
Count clock selectionTM0CKS1
0
0
1
1
0
0
1
1
TM0CKS0
0
1
0
1
0
1
0
1
Cautions 1. Set the TM0CKS2 to TM0CKS0 bits when TM0CE bit = 0.
When changing the value of TM0CE from 0 to 1, it is not possible to set the value of the
TM0CKS2 to TM0CKS0 bits simultaneously.
2. Be sure to clear bits 3 to 6 to “0”.
Remark fXX: Main clock frequency
f
R: Internal oscillation clock frequency
f
XT: Subclock frequency
CHAPTER 9 16-BIT INTERVAL TIMER M (TMM)
User’s Manual U16541EJ5V1UD 435
9.4 Operation
Caution Do not set the TM0CMP0 register to FFFFH.
9.4.1 Interval timer mode
In the interval timer mode, an interrupt request signal (INTTM0EQ0) is generated at the interval set by the
TM0CM0P register if the TM0CTL0.TM0CE bit is set to 1.
Figure 9-2. Configuration of Interval Timer
16-bit counter
TM0CMP0 registerTM0CE bit
Count clock
selection
Clear
Match signal
INTTM0EQ0 signal
Figure 9-3. Basic Timing of Operation in Interval Timer Mode
D
0
D
0
D
0
D
0
D
0
Interval
(D
0
+ 2)
Interval
(D
0
+ 1)
Interval
(D
0
+ 1)
Interval
(D
0
+ 1)
FFFFH
16-bit counter
0000H
TM0CE bit
TM0CMP0 register
INTTM0EQ0 signal
When the TM0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H in synchronization
with the count clock, and the counter starts counting.
When the count value of the 16-bit counter matches the value of the TM0CMP0 register, the 16-bit counter is
cleared to 0000H and a compare match interrupt request signal (INTTM0EQ0) is generated.
The interval can be calculated by the following expression.
Interval = (Set value of TM0CMP0 register + 1) × Count clock cycle
<R>
CHAPTER 9 16-BIT INTERVAL TIMER M (TMM)
User’s Manual U16541EJ5V1UD
436
Figure 9-4. Register Setting for Interval Timer Mode Operation
(a) TMM0 control register 0 (TM0CTL0)
0/1 0 0 0 0
TM0CTL0 0/1 0/1 0/1
TM0CKS2 TM0CKS1 TM0CKS0
TM0CE
0: Stop counting
1: Enable counting
Select count clock
(b) TMM0 compare register 0 (TM0CMP0)
If the TM0CMP0 register is set to D0, the interval is as follows.
Interval = (D0 + 1) × Count clock cycle
CHAPTER 9 16-BIT INTERVAL TIMER M (TMM)
User’s Manual U16541EJ5V1UD 437
(1) Interval timer mode operation flow
Figure 9-5. Software Processing Flow in Interval Timer Mode
<1> <2>
TM0CE bit = 1
TM0CE bit = 0
Register initial setting
TM0CTL0 register
(TM0CKS0 to TM0CKS2 bits)
TM0CMP0 register
Initial setting of these registers is performed
before the TM0CE bit is set to 1.
The TM0CKS0 to TM0CKS2 bits cannot be
set when counting starts (TM0CE bit = 1).
The counter is initialized and counting is
stopped by clearing the TM0CE bit to 0.
START
STOP
<1> Count operation start flow
<2> Count operation stop flow
D0
D0D0D0
FFFFH
16-bit counter
0000H
TM0CE bit
TM0CMP0 register
INTTM0EQ0 signal
CHAPTER 9 16-BIT INTERVAL TIMER M (TMM)
User’s Manual U16541EJ5V1UD
438
(2) Interval timer mode operation timing
Caution Do not set the TM0CMP0 register to FFFFH.
(a) Operation if TM0CMP0 register is set to 0000H
If the TM0CMP0 register is set to 0000H, the INTTM0EQ0 signal is generated at each count clock.
The value of the 16-bit counter is always 0000H.
Count clock
16-bit counter
TM0CE bit
TM0CMP0 register
INTTM0EQ0 signal
0000H
FFFFH 0000H 0000H 0000H 0000H
Interval time
Count clock cycle
×
2
Interval time
Count clock cycle
Interval time
Count clock cycle
(b) Operation if TM0CMP0 register is set to N
If the TM0CMP0 register is set to N, the 16-bit counter counts up to N. The counter is cleared to 0000H in
synchronization with the next count-up timing and the INTTM0EQ0 signal is generated.
FFFFH
16-bit counter
0000H
TM0CE bit
TM0CMP0 register
INTTM0EQ0 signal
N
Interval time
(N + 2) ×
count clock cycle
Interval time
(N + 1) ×
count clock cycle
Interval time
(N + 1) ×
count clock cycle
N
Remark 0000H < N < FFFFH
<R>
<R>
CHAPTER 9 16-BIT INTERVAL TIMER M (TMM)
User’s Manual U16541EJ5V1UD 439
9.4.2 Cautions
(1) It takes the 16-bit counter up to the following time to start counting after the TM0CTL0.TM0CE bit is set to 1,
depending on the count clock selected.
Selected Count Clock Maximum Time Before Counting Start
fXX 2/fXX
fXX/2 6/fXX
fXX/4 24/fXX
fXX/64 128/fXX
fXX/512 1024/fXX
INTWT Second rising edge of INTWT signal
fR/8 16/fR
fXT 2/fXT
(2) Rewriting the TM0CMP0 and TM0CTL0 registers is prohibited while TMM0 is operating.
If these registers are rewritten while the TM0CE bit is 1, the operation cannot be guaranteed.
If they are rewritten by mistake, clear the TM0CTL0.TM0CE bit to 0, and re-set the registers.
(3) Do not set the TM0CMP0 register to FFFFH.
<R>
User’s Manual U16541EJ5V1UD
440
CHAPTER 10 WATCH TIMER FUNCTIONS
10.1 Functions
The watch timer has the following functions.
• Watch timer: An interrupt request signal (INTWT) is generated at intervals of 0.5 or 0.25 seconds by using the
main clock or subclock.
• Interval timer: An interrupt request signal (INTWTI) is generated at set intervals.
The watch timer and interval timer functions can be used at the same time.
CHAPTER 10 WATCH TIMER FUNCTIONS
User’s Manual U16541EJ5V1UD 441
10.2 Configuration
The block diagram of the watch timer is shown below.
Figure 10-1. Block Diagram of Watch Timer
Internal bus
Watch timer operation mode register
(WTM)
f
BRG
f
W
/2
4
f
W
/2
5
f
W
/2
6
f
W
/2
7
f
W
/2
8
fW/210 fW/211
f
W
/2
9
f
XT
11-bit prescaler
Clear
Clear
INTWT
INTWTI
WTM0WTM1WTM2WTM3WTM4WTM5WTM6WTM7
5-bit counter
f
W
3
f
X
f
X
/8
f
X
/4
f
X
/2
f
X
BGCS00BGCS01BGCE0
3-bit
prescaler
8-bit counter
Clear
Match
f
BGCS
PRSM0 register
PRSCM0 register
2
Internal bus
Clock
control
Selector
Selector
Selector
Selector
Selector
1/2
Remark f
X: Main clock oscillation frequency
f
BGCS: Watch timer source clock frequency
f
BRG: Watch timer count clock frequency
f
XT: Subclock frequency
f
W: Watch timer clock frequency
INTWT: Watch timer interrupt request signal
INTWTI: Interval timer interrupt request signal
CHAPTER 10 WATCH TIMER FUNCTIONS
User’s Manual U16541EJ5V1UD
442
(1) Clock control
This block controls supplying and stopping the operating clock (fX) when the watch timer operates on the main
clock.
(2) 3-bit prescaler
This prescaler divides fX to generate fX/2, fX/4, or fX/8.
(3) 8-bit counter
This 8-bit counter counts the source clock (fBGCS).
(4) 11-bit prescaler
This prescaler divides fW to generate a clock of fW/24 to fW/211.
(5) 5-bit counter
This counter counts fW or fW/29, and generates a watch timer interrupt request signal at intervals of 24/fW, 25/fW,
212/fW, or 214/fW.
(6) Selector
The watch timer has the following five selectors.
• Selector that selects one of fX, fX/2, fX/4, or fX/8 as the source clock of the watch timer
• Selector that selects the main clock (fX) or subclock (fXT) as the clock of the watch timer
• Selector that selects fW or fW/29 as the count clock frequency of the 5-bit counter
• Selector that selects 24/fW, 213/fW, 25/fW, or 214/fW as the INTWT signal generation time interval
• Selector that selects 24/fW to 211/fW as the interval timer interrupt request signal (INTWTI) generation time
interval
(7) PRSCM register
This is an 8-bit compare register that sets the interval time.
(8) PRSM register
This register controls clock supply to the watch timer.
(9) WTM register
This is an 8-bit register that controls the operation of the watch timer/interval timer, and sets the interrupt
request signal generation interval.
CHAPTER 10 WATCH TIMER FUNCTIONS
User’s Manual U16541EJ5V1UD 443
10.3 Control Registers
The following registers are provided for the watch timer.
• Prescaler mode register 0 (PRSM0)
• Prescaler compare register 0 (PRSCM0)
• Watch timer operation mode register (WTM)
(1) Prescaler mode register 0 (PRSM0)
The PRSM0 register controls the generation of the watch timer count clock.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
0PRSM0 0 0 BGCE0 0 0 BGCS01 BGCS00
Disabled
Enabled
BGCE0
0
1
Main clock operation enable
f
X
f
X
/2
f
X
/4
f
X
/8
5 MHz
200 ns
400 ns
800 ns
1.6 s
4 MHz
250 ns
500 ns
1 s
2 s
BGCS01
0
0
1
1
BGCS00
0
1
0
1
Selection of watch timer source clock (f
BGCS
)
After reset: 00H R/W Address: FFFFF8B0H
μ
μ
< >
μ
Cautions 1. Do not change the values of the BGCS00 and BGCS01 bits during watch timer
operation.
2. Set the PRSM0 register before setting the BGCE0 bit to 1.
3. Set the PRSM0 and PRSCM0 registers according to the main clock frequency that is
used so as to obtain an fBRG frequency of 32.768 kHz.
CHAPTER 10 WATCH TIMER FUNCTIONS
User’s Manual U16541EJ5V1UD
444
(2) Prescaler compare register 0 (PRSCM0)
The PRSCM0 register is an 8-bit compare register.
This register can be read or written in 8-bit units.
Reset sets this register to 00H.
PRSCM07
PRSCM0
PRSCM06 PRSCM05 PRSCM04 PRSCM03 PRSCM02 PRSCM01 PRSCM00
After reset: 00H R/W Address: FFFFF8B1H
Cautions 1. Do not rewrite the PRSCM0 register during watch timer operation.
2. Set the PRSCM0 register before setting the PRSM0.BGCE0 bit to 1.
3. Set the PRSM0 and PRSCM0 registers according to the main clock frequency that is
used so as to obtain an fBRG frequency of 32.768 kHz.
The calculation for fBRG is shown below.
f
BRG = fBGCS/2N
Remark fBGCS: Watch timer source clock set by the PRSM0 register
N: Set value of the PRSCM0 register = 1 to 256
However, N = 256 when the PRSCM0 register is set to 00H.
CHAPTER 10 WATCH TIMER FUNCTIONS
User’s Manual U16541EJ5V1UD 445
(3) Watch timer operation mode register (WTM)
The WTM register enables or disables the count clock and operation of the watch timer, sets the interval time
of the prescaler, controls the operation of the 5-bit counter, and sets the set time of the watch flag.
Set the PRSM0 register before setting the WTM register.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
(1/2)
WTM7
24/fW (488 s: fW = fXT)
25/fW (977 s: fW = fXT)
26/fW (1.95 ms: fW = fXT)
27/fW (3.91 ms: fW = fXT)
28/fW (7.81 ms: fW = fXT)
29/fW (15.6 ms: fW = fXT)
210/fW (31.3 ms: fW = fXT)
211/fW (62.5 ms: fW = fXT)
24/fW (488 s: fW = fBRG)
25/fW (977 s: fW = fBRG)
26/fW (1.95 ms: fW = fBRG)
27/fW (3.91 ms: fW = fBRG)
28/fW (7.81 ms: fW = fBRG)
29/fW (15.6 ms: fW = fBRG)
210/fW (31.3 ms: fW = fBRG)
211/fW (62.5 ms: fW = fBRG)
WTM7
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
WTM6
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
Selection of interval time of prescaler
WTM WTM6 WTM5 WTM4 WTM3 WTM2 WTM1 WTM0
WTM5
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
WTM4
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
After reset: 00H R/W Address: FFFFF680H
μ
μ
μ
μ
< > < >
CHAPTER 10 WATCH TIMER FUNCTIONS
User’s Manual U16541EJ5V1UD
446
(2/2)
2
14
/f
W
(0.5 s: f
W
= f
XT
)
2
13
/f
W
(0.25 s: f
W
= f
XT
)
2
5
/f
W
(977 s: f
W
= f
XT
)
2
4
/f
W
(488 s: f
W
= f
XT
)
2
14
/f
W
(0.5 s: f
W
= f
BRG
)
2
13
/f
W
(0.25 s: f
W
= f
BRG
)
2
5
/f
W
(977 s: f
W
= f
BRG
)
2
4
/f
W
(488 s: f
W
= f
BRG
)
WTM7
0
0
0
0
1
1
1
1
Selection of set time of watch flag
Clears after operation stops
Starts
WTM1
0
1
Control of 5-bit counter operation
WTM3
0
0
1
1
0
0
1
1
WTM2
0
1
0
1
0
1
0
1
Stops operation (clears both prescaler and 5-bit counter)
Enables operation
WTM0
0
1
Watch timer operation enable
μ
μ
μ
μ
Caution Rewrite the WTM2 to WTM7 bits while both the WTM0 and WTM1 bits are 0.
Remarks 1. f
W: Watch timer clock frequency
2. Values in parentheses apply to operation with fW = 32.768 kHz
CHAPTER 10 WATCH TIMER FUNCTIONS
User’s Manual U16541EJ5V1UD 447
10.4 Operation
10.4.1 Operation as watch timer
The watch timer generates an interrupt request signal (INTWT) at fixed time intervals. The watch timer operates
using time intervals of 0.25 or 0.5 seconds with the subclock (32.768 kHz) or main clock.
The count operation starts when the WTM.WTM1 and WTM.WTM0 bits are set to 11. When the WTM0 bit is
cleared to 0, the 11-bit prescaler and 5-bit counter are cleared and the count operation stops.
The time of the watch timer can be adjusted by clearing the WTM1 bit to 0 and then the 5-bit counter when
operating at the same time as the interval timer. At this time, an error of up to 15.6 ms may occur for the watch timer,
but the interval timer is not affected.
If the main clock is used as the count clock of the watch timer, set the count clock using the PRSM0.BGCS01 and
BGCS00 bits, the 8-bit comparison value using the PRSCM0 register, and the count clock frequency (fBRG) of the
watch timer to 32.768 kHz.
When the PRSM0.BGCE0 bit is set (1), fBRG is supplied to the watch timer.
fBRG can be calculated by the following expression.
f
BRG = fX/(2m+1 × N)
To set fBRG to 32.768 kHz, perform the following calculation and set the BGCS01 and BGCS00 bits and the
PRSCM0 register.
<1> Set N = fX/65,536. Set m = 0.
<2> When the value resulting from rounding up the first decimal place of N is even, set N before the roundup as
N/2 and m as m + 1.
<3> Repeat <2> until N is odd or m = 3.
<4> Set the value resulting from rounding up the first decimal place of N to the PRSCM0 register and m to the
BGCS01 and BGCS00 bits.
Example: When fX = 4.00 MHz
<1> N = 4,000,000/65,536 = 61.03…, m = 0
<2>, <3> Because N (round up the first decimal place) is odd, N = 61, m = 0.
<4> Set value of PRSCM0 register: 3DH (61), set value of BGCS01 and BGCS00 bits: 00
At this time, the actual fBRG frequency is as follows.
f
BRG = fX/(2m+1 × N) = 4,000,000/(2 × 61)
= 32.787 kHz
Remark m: Division value (set value of BGCS01 and BGCS00 bits) = 0 to 3
N: Set value of PRSCM0 register = 1 to 256
However, N = 256 when PRSCM0 register is set to 00H.
f
X: Main clock oscillation frequency
CHAPTER 10 WATCH TIMER FUNCTIONS
User’s Manual U16541EJ5V1UD
448
10.4.2 Operation as interval timer
The watch timer can also be used as an interval timer that repeatedly generates an interrupt request signal
(INTWTI) at intervals specified by a preset count value.
The interval time can be selected by the WTM.WTM4 to WTM7 bits.
Table 10-1. Interval Time of Interval Timer
WTM7 WTM6 WTM5 WTM4 Interval Time
0 0 0 0 24 × 1/fw 488
μ
s (operating at fW = fXT = 32.768 kHz)
0 0 0 1 25 × 1/fw 977
μ
s (operating at fW = fXT = 32.768 kHz)
0 0 1 0 26 × 1/fw 1.95 ms (operating at fW = fXT = 32.768 kHz)
0 0 1 1 27 × 1/fw 3.91 ms (operating at fW = fXT = 32.768 kHz)
0 1 0 0 28 × 1/fw 7.81 ms (operating at fW = fXT = 32.768 kHz)
0 1 0 1 29 × 1/fw 15.6 ms (operating at fW = fXT = 32.768 kHz)
0 1 1 0 210 × 1/fw 31.3 ms (operating at fW = fXT = 32.768 kHz)
0 1 1 1 211 × 1/fw 62.5 ms (operating at fW = fXT = 32.768 kHz)
1 0 0 0 24 × 1/fw 488
μ
s (operating at fW = fBRG = 32.768 kHz)
1 0 0 1 25 × 1/fw 977
μ
s (operating at fW = fBRG = 32.768 kHz)
1 0 1 0 26 × 1/fw 1.95 ms (operating at fW = fBRG = 32.768 kHz)
1 0 1 1 27 × 1/fw 3.91 ms (operating at fW = fBRG = 32.768 kHz)
1 1 0 0 28 × 1/fw 7.81 ms (operating at fW = fBRG = 32.768 kHz)
1 1 0 1 29 × 1/fw 15.6 ms (operating at fW = fBRG = 32.768 kHz)
1 1 1 0 210 × 1/fw 31.3 ms (operating at fW = fBRG = 32.768 kHz)
1 1 1 1 211 × 1/fw 62.5 ms (operating at fW = fBRG = 32.768 kHz)
Remark f
W: Watch timer clock frequency
CHAPTER 10 WATCH TIMER FUNCTIONS
User’s Manual U16541EJ5V1UD 449
Figure 10-2. Operation Timing of Watch Timer/Interval Timer
Start Overflow Overflow
0H
Interrupt time of watch timer (0.5 s) Interrupt time of watch timer (0.5 s)
Interval time (T) Interval time (T)
nT nT
5-bit counter
Count clock
f
W
or f
W
/2
9
Watch timer interrupt
INTWT
Interval timer interrupt
INTWTI
Remarks 1. When 0.5 seconds of the watch timer interrupt time is set.
2. fW: Watch timer clock frequency
Values in parentheses apply to operation with fW = 32.768 kHz.
n: Number of interval timer operations
10.4.3 Cautions
Some time is required before the first watch timer interrupt request signal (INTWT) is generated after operation is
enabled (WTM.WTM1 and WTM.WTM0 bits = 1).
Figure 10-3. Example of Generation of Watch Timer Interrupt Request Signal (INTWT)
(When Interrupt Cycle = 0.5 s)
It takes 0.515625 seconds (max.) for the first INTWT signal to be generated (29 × 1/32768 = 0.015625 seconds
longer (max.)). The INTWT signal is then generated every 0.5 seconds.
0.5 s0.5 s0.515625 s
WTM0, WTM1
INTWT
User’s Manual U16541EJ5V1UD
450
CHAPTER 11 FUNCTIONS OF WATCHDOG TIMER 2
11.1 Functions
Watchdog timer 2 has the following functions.
• Default-start watchdog timerNote 1
→ Reset mode: Reset operation upon overflow of watchdog timer 2 (generation of WDT2RES signal)
→ Non-maskable interrupt request mode: NMI operation upon overflow of watchdog timer 2 (generation of
INTWDT2 signal)Note 2
• Input selectable from main clock, internal oscillation clock, and subclock as the source clock
Notes 1. Watchdog timer 2 automatically starts in the reset mode following reset release.
When watchdog timer 2 is not used, either stop its operation before reset is executed via this
function, or clear watchdog timer 2 once and stop it within the next interval time.
Also, write to the WDTM2 register for verification purposes only once, even if the default settings
(reset mode, interval time: fR/219) do not need to be changed.
2. For the non-maskable interrupt servicing due to a non-maskable interrupt request signal (INTWDT2),
see 22.2.2 (2) INTWDT2 signal.
CHAPTER 11 FUNCTIONS OF WATCHDOG TIMER 2
User’s Manual U16541EJ5V1UD 451
11.2 Configuration
The following shows the block diagram of watchdog timer 2.
Figure 11-1. Block Diagram of Watchdog Timer 2
f
XX
/2
9
Clock
input
controller
Output
controller WDT2RES
(internal reset signal)
WDCS22
Internal bus
INTWDT2
WDCS21 WDCS20
f
XT
WDCS23WDCS24
0WDM21 WDM20
Selector
16-bit
counter
f
XX
/2
18
to f
XX
/2
25
,
f
XT
/2
9
to f
XT
/2
16
,
f
R
/2
12
to f
R
/2
19
Watchdog timer enable
register (WDTE) Watchdog timer mode
register 2 (WDTM2)
33
2
Clear
f
R
/2
3
Remark fXX: Main clock frequency
fXT: Subclock frequency
f
R: Internal oscillation clock frequency
INTWDT2: Non-maskable interrupt request signal from watchdog timer 2
WDTRES2: Watchdog timer 2 reset signal
Watchdog timer 2 consists of the following hardware.
Table 11-1. Configuration of Watchdog Timer 2
Item Configuration
Control registers Watchdog timer mode register 2 (WDTM2)
Watchdog timer enable register (WDTE)
CHAPTER 11 FUNCTIONS OF WATCHDOG TIMER 2
User’s Manual U16541EJ5V1UD
452
11.3 Registers
(1) Watchdog timer mode register 2 (WDTM2)
The WDTM2 register sets the overflow time and operation clock of watchdog timer 2.
This register can be read or written in 8-bit units. This register can be read any number of times, but it can be
written only once following reset release.
Reset sets this register to 67H.
Caution Accessing the WDTM2 register is prohibited in the following statuses. For details, see 3.4.9
(2) Accessing specific on-chip peripheral I/O registers.
• When the CPU operates with the subclock and the main clock oscillation is stopped
• When the CPU operates with the internal oscillation clock
0WDTM2 WDM21 WDM20 WDCS24 WDCS23 WDCS22 WDCS21 WDCS20
After reset: 67H R/W Address: FFFFF6D0H
Stops operation
Non-maskable interrupt request mode
(generation of INTWDT2 signal)
Reset mode (generation of WDT2RES signal)
WDM21
0
0
1
WDM20
0
1
–
Selection of operation mode of watchdog timer 2
Cautions 1. For details of the WDCS20 to WDCS24 bits, see Table 11-2 Watchdog Timer 2 Clock
Selection.
2. Although watchdog timer 2 can be stopped just by stopping operation of the internal
oscillator, clear the WDTM2 register to 00H to securely stop the timer (to avoid selection
of the main clock or subclock due to an erroneous write operation).
3. If the WDTM2 register is rewritten twice after reset, an overflow signal is forcibly
generated and the counter is reset.
4. To intentionally generate an overflow signal, write data to the WDTM2 register only twice,
or write a value other than “ACH” to the WDTE register only once.
However, when watchdog timer 2 is set to stop operation, an overflow signal is not
generated even if data is written to the WDTM2 register only twice, or a value other than
“ACH” is written to the WDTE register only once.
5. To stop the operation of watchdog timer 2, set the RCM.RSTOP bit to 1 (to stop the
internal oscillator) and write 00H in the WDTM2 register. If the RCM.RSTOP bit cannot be
set to 1, set the WDCS23 bit to 1 (2n/fXX is selected and the clock can be stopped in the
IDLE1, IDLW2, sub-IDLE, and subclock operation modes).
<R>
<R>
CHAPTER 11 FUNCTIONS OF WATCHDOG TIMER 2
User’s Manual U16541EJ5V1UD 453
Table 11-2. Watchdog Timer 2 Clock Selection
WDCS24 WDCS23 WDCS22 WDCS21 WDCS20 Selected
Clock
100 kHz (MIN.) 200 kHz (TYP.) 400 kHz (MAX.)
0 0 0 0 0 212/fR 41.0 ms 20.5 ms 10.2 ms
0 0 0 0 1 213/fR 81.9 ms 41.0 ms 20.5 ms
0 0 0 1 0 214/fR 163.8 ms 81.9 ms 41.0 ms
0 0 0 1 1 215/fR 327.7 ms 163.8 ms 81.9 ms
0 0 1 0 0 216/fR 655.4 ms 327.7 ms 163.8 ms
0 0 1 0 1 217/fR 1310.7 ms 655.4 ms 327.7 ms
0 0 1 1 0 218/fR 2621.4 ms 1310.7 ms 655.4 ms
0 0 1 1 1 219/fR 5242.9 ms 2621.47 ms 1310.7 ms
fXX = 32 MHzNote fXX = 20 MHz fXX = 16 MHz fXX = 10 MHz
0 1 0 0 0 218/fXX 8.2 ms 13.1 ms 16.4 ms 26.2 ms
0 1 0 0 1 219/fXX 16.4 ms 26.2 ms 32.8 ms 52.4 ms
0 1 0 1 0 220/fXX 32.8 ms 52.4 ms 65.5 ms 104.9 ms
0 1 0 1 1 221/fXX 65.5 ms 104.9 ms 131.1 ms 209.7 ms
0 1 1 0 0 222/fXX 131.1 ms 209.7 ms 262.1 ms 419.4 ms
0 1 1 0 1 223/fXX 262.1 ms 419.4 ms 524.3 ms 838.9 ms
0 1 1 1 0 224/fXX 524.3 ms 838.9 ms 1048.6 ms 1677.7 ms
0 1 1 1 1 225/fXX 1048.6 ms 1677.7 ms 2097.2 ms 3355.4 ms
fXT = 32.768 kHz
1 × 0 0 0 29/fXT 15.625 ms
1 × 0 0 1 210/fXT 31.25 ms
1 × 0 1 0 211/fXT 62.5 ms
1 × 0 1 1 212/fXT 125 ms
1 × 1 0 0 213/fXT 250 ms
1 × 1 0 1 214/fXT 500 ms
1 × 1 1 0 215/fXT 1000 ms
1 × 1 1 1 216/fXT 2000 ms
Note V850ES/SG2-H only
<R>
CHAPTER 11 FUNCTIONS OF WATCHDOG TIMER 2
User’s Manual U16541EJ5V1UD
454
(2) Watchdog timer enable register (WDTE)
The counter of watchdog timer 2 is cleared and counting restarted by writing “ACH” to the WDTE register.
The WDTE register can be read or written in 8-bit units.
Reset sets this register to 9AH.
WDTE
After reset: 9AH R/W Address: FFFFF6D1H
Cautions 1. When a value other than “ACH” is written to the WDTE register, an overflow signal is
forcibly output.
2. When a 1-bit memory manipulation instruction is executed for the WDTE register, an
overflow signal is forcibly output.
3. To intentionally generate an overflow signal, write to the WDTM2 register only twice or
write a value other than “ACH” to the WDTE register once.
However, when the watchdog timer 2 is set to stop operation, an overflow signal is not
generated even if data is written to the WDTM2 register only twice, or a value other than
“ACH” is written to the WDTE register only once.
4. The read value of the WDTE register is “9AH” (which differs from written value “ACH”).
11.4 Operation
Watchdog timer 2 automatically starts in the reset mode following reset release.
The WDTM2 register can be written to only once following reset using byte access. To use watchdog timer 2, write
the operation mode and the interval time to the WDTM2 register using an 8-bit memory manipulation instruction. After
this, the operation of watchdog timer 2 cannot be stopped.
The WDCS24 to WDCS20 bits of the WDTM2 register are used to select the watchdog timer 2 loop detection time
interval.
Writing ACH to the WDTE register clears the counter of watchdog timer 2 and starts the count operation again.
After the count operation has started, write ACH to WDTE within the loop detection time interval.
If the time interval expires without ACH being written to the WDTE register, a reset signal (WDT2RES) or a non-
maskable interrupt request signal (INTWDT2) is generated, depending on the set values of the WDM21 and
WDTM2.WDM20 bits.
When the WDTM2.WDM21 bit is set to 1 (reset mode), if a WDT overflow occurs during oscillation stabilization
after a reset or standby is released, no internal reset will occur and the CPU clock will switch to the internal oscillation
clock.
To not use watchdog timer 2, write 00H to the WDTM2 register.
For the non-maskable interrupt servicing while the non-maskable interrupt request mode is set, see 22.2.2 (2)
INTWDT2 signal.
<R>
User’s Manual U16541EJ5V1UD 455
CHAPTER 12 REAL-TIME OUTPUT FUNCTION (RTO)
12.1 Function
The real-time output function transfers preset data to the RTBL0 and RTBH0 registers, and then transfers this data
by hardware to an external device via the output latches, upon occurrence of a timer interrupt. The pins through
which the data is output to an external device constitute a port called the real-time output function (RTO).
Because RTO can output signals without jitter, it is suitable for controlling a stepper motor.
In the V850ES/SG2 and V850ES/SG2-H, one 6-bit real-time output port channel is provided.
The real-time output port can be set to the port mode or real-time output port mode in 1-bit units.
<R>
CHAPTER 12 REAL-TIME OUTPUT FUNCTION (RTO)
User’s Manual U16541EJ5V1UD
456
12.2 Configuration
The block diagram of RTO is shown below.
Figure 12-1. Block Diagram of RTO
INTTP0CC0
INTTP5CC0
INTTP4CC0
RTPOE0 RTPEG0 BYTE0 EXTR0 RTPM05 RTPM04 RTPM03 RTPM02 RTPM01 RTPM00
42
2
4
RTP04,
RTP05
RTP00 to
RTP03
Real-time output
buffer register 0H
(RTBH0)
Real-time output
latch 0H
Selector
Real-time output
latch 0L
Real-time output port control
register 0 (RTPC0)
Transfer trigger (H)
Transfer trigger (L)
Real-time output port mode
register 0 (RTPM0)
Internal bus
Real-time output
buffer register 0L
(RTBL0)
RTO consists of the following hardware.
Table 12-1. Configuration of RTO
Item Configuration
Registers Real-time output buffer registers 0L, 0H (RTBL0, RTBH0)
Control registers Real-time output port mode register 0 (RTPM0)
Real-time output port control register 0 (RTPC0)
CHAPTER 12 REAL-TIME OUTPUT FUNCTION (RTO)
User’s Manual U16541EJ5V1UD 457
(1) Real-time output buffer registers 0L, 0H (RTBL0, RTBH0)
The RTBL0 and RTBH0 registers are 4-bit registers that hold preset output data.
These registers are mapped to independent addresses in the peripheral I/O register area.
These registers can be read or written in 8-bit or 1-bit units.
Reset input clears these registers to 00H.
If an operation mode of 4 bits × 1 channel or 2 bits × 1 channel is specified (RTPC0.BYTE0 bit = 0), data can
be individually set to the RTBL0 and RTBH0 registers. The data of both these registers can be read at once
by specifying the address of either of these registers.
If an operation mode of 6 bits × 1 channel is specified (BYTE0 bit = 1), 8-bit data can be set to both the RTBL0
and RTBH0 registers by writing the data to either of these registers. Moreover, the data of both these
registers can be read at once by specifying the address of either of these registers.
Table 12-2 shows the operation when the RTBL0 and RTBH0 registers are manipulated.
0
RTBL0
RTBH0 0 RTBH05 RTBH04
RTBL03 RTBL02 RTBL01 RTBL00
After reset: 00H R/W Address: RTBL0 FFFFF6E0H, RTBH0 FFFFF6E2H
Cautions 1. When writing to bits 6 and 7 of the RTBH0 register, always write 0.
2. Accessing the RTBL0 and RTBH0 registers is prohibited in the following statuses. For
details, see 3.4.9 (2) Accessing specific on-chip peripheral I/O registers.
• When the CPU operates with the subclock and the main clock oscillation is stopped
• When the CPU operates with the internal oscillation clock
Table 12-2. Operation During Manipulation of RTBL0 and RTBH0 Registers
Read WriteNote Operation Mode Register to Be
Manipulated Higher 4 Bits Lower 4 Bits Higher 4 Bits Lower 4 Bits
RTBL0 RTBH0 RTBL0 Invalid RTBL0
4 bits × 1 channel,
2 bits × 1 channel RTBH0 RTBH0 RTBL0 RTBH0 Invalid
RTBL0 RTBH0 RTBL0 RTBH0 RTBL0 6 bits × 1 channel
RTBH0 RTBH0 RTBL0 RTBH0 RTBL0
Note After setting the real-time output port, set output data to the RTBL0 and RTBH0 registers by the time a
real-time output trigger is generated.
CHAPTER 12 REAL-TIME OUTPUT FUNCTION (RTO)
User’s Manual U16541EJ5V1UD
458
12.3 Registers
RTO is controlled using the following two registers.
• Real-time output port mode register 0 (RTPM0)
• Real-time output port control register 0 (RTPC0)
(1) Real-time output port mode register 0 (RTPM0)
The RTPM0 register selects the real-time output port mode or port mode in 1-bit units.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
0
RTPM0m
0
1
Real-time output disabled
Real-time output enabled
Control of real-time output port (m = 0 to 5)
RTPM0 0 RTPM05 RTPM04 RTPM03 RTPM02 RTPM01 RTPM00
After reset: 00H R/W Address: FFFFF6E4H
Cautions 1. By enabling the real-time output operation (RTPC0.RTPOE0 bit = 1), the bits enabled to
real-time output among the RTP00 to RTP05 signals perform real-time output, and the
bits set to port mode output 0.
2. If real-time output is disabled (RTPOE0 bit = 0), the real-time output pins (RTP00 to
RTP05) all output 0, regardless of the RTPM0 register setting.
3. In order to use this register as the real-time output pins (RTP00 to RTP05), set these
pins as real-time output port pins using the PMC and PFC registers.
CHAPTER 12 REAL-TIME OUTPUT FUNCTION (RTO)
User’s Manual U16541EJ5V1UD 459
(2) Real-time output port control register 0 (RTPC0)
The RTPC0 register is a register that sets the operation mode and output trigger of the real-time output port.
The relationship between the operation mode and output trigger of the real-time output port is as shown in
Table 12-3.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
RTPOE0
Disables operation
Note 1
Enables operation
RTPOE0
0
1
Control of real-time output operation
RTPC0 RTPEG0 BYTE0 EXTR0 0 0 0 0
Falling edge
Note 2
Rising edge
Valid edge of INTTP0CC0 signal
4 bits × 2 channels, 2 bits × 2 channels
6 bits × 2 channels
BYTE0
0
1
RTPEG0
0
1
Specification of channel configuration for real-time output
After reset: 00H R/W Address: FFFFF6E5H
< >
Notes 1. When the real-time output operation is disabled (RTPOE0 bit = 0), all the bits of the real-time
output signals (RTP00 to RTP05) output “0”.
2. The INTTP0CC0 signal is output for 1 clock of the count clock selected by TMP0.
Caution Set the RTPEG0, BYTE0, and EXTR0 bits only when RTPOE0 bit = 0.
Table 12-3. Operation Modes and Output Triggers of Real-Time Output Port
BYTE0 EXTR0 Operation Mode RTBH0 (RTP04, RTP05) RTBL0 (RTP00 to RTP03)
0 INTTP5CC0 INTTP4CC0 0
1
4 bits × 1 channel,
2 bits × 1 channel INTTP4CC0 INTTP0CC0
0 INTTP4CC0 1
1
6 bits × 1 channel
INTTP0CC0
CHAPTER 12 REAL-TIME OUTPUT FUNCTION (RTO)
User’s Manual U16541EJ5V1UD
460
12.4 Operation
If the real-time output operation is enabled by setting the RTPC0.RTPOE0 bit to 1, the data of the RTBH0 and
RTBL0 registers is transferred to the real-time output latch in synchronization with the generation of the selected
transfer trigger (set by the RTPC0.EXTR0 and RTPC0.BYTE0 bits). Of the transferred data, only the data of the bits
for which real-time output is enabled by the RTPM0 register is output from the RTP00 to RTP05 bits. The bits for
which real-time output is disabled by the RTPM0 register output 0.
If the real-time output operation is disabled by clearing the RTPOE0 bit to 0, the RTP00 to RTP05 signals output 0
regardless of the setting of the RTPM0 register.
Figure 12-2. Example of Operation Timing of RTO0 (When EXTR0 Bit = 0, BYTE0 Bit = 0)
ABABABAB
D01 D02 D03 D04
D11 D12 D13 D14
D11 D12 D13 D14
D01 D02 D03 D04
INTTP5CC0 (internal)
INTTP4CC0 (internal)
CPU operation
RTBH0
RTBL0
RT output latch 0 (H)
RT output latch 0 (L)
A: Software processing by INTTP5CC0 interrupt request (RTBH0 write)
B: Software processing by INTTP4CC0 interrupt request (RTBL0 write)
Remark For the operation during standby, see CHAPTER 24 STANDBY FUNCTION.
CHAPTER 12 REAL-TIME OUTPUT FUNCTION (RTO)
User’s Manual U16541EJ5V1UD 461
12.5 Usage
(1) Disable real-time output.
Clear the RTPC0.RTPOE0 bit to 0.
(2) Perform initialization as follows.
• Set the alternate-function pins of port 5
Set the PFC5.PFC5m bit and PFCE5.PFCE5m bit to 1, and then set the PMC5.PMC5m bit to 1 (m = 0 to 5).
• Specify the real-time output port mode or port mode in 1-bit units.
Set the RTPM0 register.
• Channel configuration: Select the trigger and valid edge.
Set the RTPC0.EXTR0, RTPC0.BYTE0, and RTPC0.RTPEG0 bits.
• Set the initial values to the RTBH0 and RTBL0 registersNote 1.
(3) Enable real-time output.
Set the RTPOE0 bit = 1.
(4) Set the next output value to the RTBH0 and RTBL0 registers by the time the selected transfer trigger is
generatedNote 2.
(5) Set the next real-time output value to the RTBH0 and RTBL0 registers via interrupt servicing corresponding to
the selected trigger.
Notes 1. If the RTBH0 and RTBL0 registers are written when the RTPOE0 bit = 0, that value is transferred
to real-time output latches 0H and 0L, respectively.
2. Even if the RTBH0 and RTBL0 registers are written when the RTPOE0 bit = 1, data is not
transferred to real-time output latches 0H and 0L.
12.6 Cautions
(1) Prevent the following conflicts by software.
• Conflict between real-time output disable/enable switching (RTPOE0 bit) and selected real-time output
trigger.
• Conflict between writing to the RTBH0 and RTBL0 registers in the real-time output enabled status and the
selected real-time output trigger.
(2) Before performing initialization, disable real-time output (RTPOE0 bit = 0).
(3) Once real-time output has been disabled (RTPOE0 bit = 0), be sure to initialize the RTBH0 and RTBL0
registers before enabling real-time output again (RTPOE0 bit = 0 → 1).
User’s Manual U16541EJ5V1UD
462
CHAPTER 13 A/D CONVERTER
13.1 Overview
The A/D converter converts analog input signals into digital values, has a resolution of 10 bits, and can handle 12
analog input signal channels (ANI0 to ANI11).
The A/D converter has the following features.
{ 10-bit resolution
{ 12 channels
{ Successive approximation method
{ Operating voltage: AVREF0 = 3.0 to 3.6 V
{ Analog input voltage: 0 V to AVREF0
{ The following functions are provided as operation modes.
• Continuous select mode
• Continuous scan mode
• One-shot select mode
• One-shot scan mode
{ The following functions are provided as trigger modes.
• Software trigger mode
• External trigger mode (external, 1)
• Timer trigger mode
{ Power-fail monitor function (conversion result compare function)
13.2 Functions
(1) 10-bit resolution A/D conversion
An analog input channel is selected from ANI0 to ANI11, and an A/D conversion operation is repeated at a
resolution of 10 bits. Each time A/D conversion has been completed, an interrupt request signal (INTAD) is
generated.
(2) Power-fail detection function
This function is used to detect a drop in the battery voltage. The result of A/D conversion (the value of the
ADA0CRnH register) is compared with the value of the ADA0PFT register, and the INTAD signal is generated
only when a specified comparison condition is satisfied (n = 0 to 11).
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD 463
13.3 Configuration
The block diagram of the A/D converter is shown below.
Figure 13-1. Block Diagram of A/D Converter
ANI0
:
:
ANI1
ANI2
ANI9
ANI10
ANI11
ADA0M2
ADA0M1ADA0M0 ADA0S
ADA0PFT
Controller
Voltage
comparator
ADA0PFM
Voltage
comparator
ADA0CR0
ADA0CR1
:
:
ADA0CR2
ADA0CR10
ADA0CR11
Internal bus
AV
REF0
ADA0CE bit
AV
SS
INTAD
Edge
detection
ADTRG
Controller
Sample & hold circuit
Tap selector
ADA0ETS0 bit
INTTP2CC0
INTTP2CC1
ADA0ETS1 bit
ADA0CE bit
ADA0TMD1 bit
ADA0TMD0 bit
Selector
Selector
ADA0PFE bit
ADA0PFC bit
SAR
Series resistor
string
The A/D converter includes the following hardware.
Table 13-1. Configuration of A/D Converter
Item Configuration
Analog inputs 12 channels (ANI0 to ANI11 pins)
Registers Successive approximation register (SAR)
A/D conversion result registers 0 to 11 (ADA0CR0 to ADA0CR11)
A/D conversion result registers 0H to 11H (ADCR0H to ADCR11H): Only higher 8 bits
can be read
Control registers A/D converter mode registers 0 to 2 (ADA0M0 to ADA0M2)
A/D converter channel specification register 0 (ADA0S)
Power fail compare mode register (ADA0PFM)
Power fail compare threshold value register (ADA0PFT)
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD
464
(1) Successive approximation register (SAR)
The SAR register compares the voltage value of the analog input signal with the voltage tap (compare voltage)
value from the series resistor string, and holds the comparison result starting from the most significant bit
(MSB).
When the comparison result has been held down to the least significant bit (LSB) (i.e., when A/D conversion is
complete), the contents of the SAR register are transferred to the ADA0CRn register.
Remark n = 0 to 11
(2) A/D conversion result register n (ADA0CRn), A/D conversion result register nH (ADA0CRnH)
The ADA0CRn register is a 16-bit register that stores the A/D conversion result. ADA0ARn consist of 12
registers and the A/D conversion result is stored in the 10 higher bits of the AD0CRn register corresponding to
analog input. (The lower 6 bits are fixed to 0.)
(3) A/D converter mode register 0 (ADA0M0)
This register specifies the operation mode and controls the conversion operation by the A/D converter.
(4) A/D converter mode register 1 (ADA0M1)
This register sets the conversion time of the analog input signal to be converted.
(5) A/D converter mode register 2 (ADA0M2)
This register sets the hardware trigger mode.
(6) A/D converter channel specification register (ADA0S)
This register sets the input port that inputs the analog voltage to be converted.
(7) Power-fail compare mode register (ADA0PFM)
This register sets the power-fail monitor mode.
(8) Power-fail compare threshold value register (ADA0PFT)
The ADA0PFT register sets a threshold value that is compared with the value of A/D conversion result register
nH (ADA0CRnH). The 8-bit data set to the ADA0PFT register is compared with the higher 8 bits of the A/D
conversion result register (ADA0CRnH).
(9) Controller
The controller compares the result of the A/D conversion (the value of the ADA0CRnH register) with the value
of the ADA0PFT register when A/D conversion is completed or when the power-fail detection function is used,
and generates the INTAD signal only when a specified comparison condition is satisfied.
(10) Sample & hold circuit
The sample & hold circuit samples each of the analog input signals selected by the input circuit and sends the
sampled data to the voltage comparator. This circuit also holds the sampled analog input signal voltage
during A/D conversion.
(11) Voltage comparator
The voltage comparator compares a voltage value that has been sampled and held with the voltage value of
the series resistor string.
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD 465
(12) Series resistor string
This series resistor string is connected between AVREF0 and AVSS and generates a voltage for comparison
with the analog input signal.
(13) ANI0 to ANI11 pins
These are analog input pins for the 12 A/D converter channels and are used to input analog signals to be
converted into digital signals. Pins other than the one selected as the analog input by the ADA0S register
can be used as input port pins.
Caution Make sure that the voltages input to the ANI0 to ANI11 pins do not exceed the rated values.
In particular if a voltage of AVREF0 or higher is input to a channel, the conversion value of
that channel becomes undefined, and the conversion values of the other channels may also
be affected.
(14) AVREF0 pin
This is the pin used to input the reference voltage of the A/D converter. Always make the potential at this pin
the same as that at the VDD pin even when the A/D converter is not used. The signals input to the ANI0 to
ANI11 pins are converted to digital signals based on the voltage applied between the AVREF0 and AVSS pins.
(15) AVSS pin
This is the ground pin of the A/D converter. Always make the potential at this pin the same as that at the VSS
pin even when the A/D converter is not used.
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD
466
13.4 Registers
The A/D converter is controlled by the following registers.
• A/D converter mode registers 0, 1, 2 (ADA0M0, ADA0M1, ADA0M2)
• A/D converter channel specification register 0 (ADA0S)
• Power-fail compare mode register (ADA0PFM)
The following registers are also used.
• A/D conversion result register n (ADA0CRn)
• A/D conversion result register nH (ADA0CRnH)
• Power-fail compare threshold value register (ADA0PFT)
(1) A/D converter mode register 0 (ADA0M0)
The ADA0M0 register is an 8-bit register that specifies the operation mode and controls conversion operations.
This register can be read or written in 8-bit or 1-bit units. However, ADA0EF bit is read-only.
Reset sets this register to 00H.
Caution Accessing the ADA0M0 register is prohibited in the following statuses. For details, see 3.4.9
(2) Accessing specific on-chip peripheral I/O registers.
• When the CPU operates with the subclock and the main clock oscillation is stopped
• When the CPU operates with the internal oscillation clock
(1/2)
ADA0CE
ADA0CE
0
1
Stops A/D conversion
Enables A/D conversion
A/D conversion control
ADA0M0 0
ADA0MD1 ADA0MD0 ADA0ETS1 ADA0ETS0 ADA0TMD ADA0EF
ADA0MD1
0
0
1
1
ADA0MD0
0
1
0
1
Continuous select mode
Continuous scan mode
One-shot select mode
One-shot scan mode
Specification of A/D converter operation mode
After reset: 00H R/W Address: FFFFF200H
< > < >
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD 467
(2/2)
ADA0TMD
0
1
Software trigger mode
External trigger mode/timer trigger mode
Trigger mode specification
ADA0EF
0
1
A/D conversion stopped
A/D conversion in progress
A/D converter status display
ADA0ETS1
0
0
1
1
ADA0ETS0
0
1
0
1
No edge detection
Falling edge detection
Rising edge detection
Detection of both rising and falling edges
Specification of external trigger (ADTRG pin) input valid edge
Cautions 1. If bit 0 is written, this is ignored.
2. Changing the ADA0M1.ADA0FR2 to ADA0M1.ADA0FR0 bits is prohibited while A/D
conversion is enabled (ADA0CE bit = 1).
3. In the following modes, write data to the ADA0M0, ADA0M2, ADA0S, ADA0PFM, and
ADA0PFT registers while A/D conversion is stopped (ADA0CE bit = 0), and then enable
the A/D conversion operation (ADA0CE bit = 1).
• Normal conversion mode
• One-shot select mode/one-shot scan mode of high-speed conversion mode
If data is written to the ADA0M0, ADA0M2, ADA0S, ADA0PFM, and ADA0PFT registers
in any other modes during A/D conversion (ADA0EF bit = 1), the operation is performed
as follows, depending on the mode.
• In software trigger mode
A/D conversion is stopped and started again from the beginning.
• In hardware trigger mode
A/D conversion is stopped, and the trigger standby state is set.
4. To select the external trigger mode/timer trigger mode (ADA0TMD bit = 1), set the high-
speed conversion mode (ADA0M1.ADA0HS1 bit = 1). Do not input a trigger during
stabilization time that is inserted once after the A/D conversion operation is enabled
(ADA0CE bit = 1).
5. When not using the A/D converter, stop the operation by setting the ADA0CE bit to 0 to
reduce the power consumption.
<R>
<R>
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD
468
(2) A/D converter mode register 1 (ADA0M1)
The ADA0M1 register is an 8-bit register that specifies the conversion time.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this bit to 00H.
ADA0HS1ADA0M1 0
00
ADA0FR3
Note
ADA0FR2 ADA0FR1 ADA0FR0
After reset: 00H R/W Address: FFFFF201H
ADA0HS1
0
1
Normal conversion mode
High-speed conversion mode
Specification of normal conversion mode/high-speed mode (A/D conversion time)
Note V850ES/SG2-H only
Cautions 1. Changing the ADA0M1 register is prohibited while A/D conversion is enabled
(ADA0M0.ADA0CE bit = 1).
2. To select the external trigger mode/timer trigger mode (ADA0M0.ADA0TMD bit = 1), set
the high-speed conversion mode (ADA0M1.ADA0HS1 bit = 1). Do not input a trigger
during stabilization time that is inserted only once after the A/D conversion operation
is enabled (ADA0CE bit = 1).
3. In the V850ES/SG2, be sure to set bits 6 to 3 to “0”, and in the V850ES/SG2-H, be sure
to set bits 6 to 4 to “0”.
Remark For A/D conversion time setting examples, see Tables 13-2 and 13-3.
<R>
<R>
<R>
<R>
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD 469
Table 13-2. Conversion Time Selection in Normal Conversion Mode (ADA0HS1 Bit = 0)
A/D Conversion Time
ADA0FR3 to
ADA0FR0
BitsNote 1
Stabilization Time + Conversion Time +
Wait Time
fXX = 32 MHzNote 2 fXX = 20 MHz fXX = 16 MHz fXX = 4 MHz Tr i gg er
Response
Time
0000 66/fXX (13/fXX + 26/fXX + 27/fXX) Setting prohibited Setting prohibited Setting prohibited 16.50
μ
s 3/fXX
0001 131/fXX (26/fXX + 52/fXX + 53/fXX) Setting prohibited 6.55
μ
s 8.19
μ
s Setting prohibited 3/fXX
0010 196/fXX (39/fXX + 78/fXX + 79/fXX) Setting prohibited 9.80
μ
s 12.25
μ
s Setting prohibited 3/fXX
0011 259/fXX (50/fXX + 104/fXX + 105/fXX) 8.09
μ
s 12.95
μ
s 16.19
μ
s Setting prohibited 3/fXX
0100 311/fXX (50/fXX + 130/fXX + 131/fXX) 9.72
μ
s 15.55
μ
s 19.44
μ
s Setting prohibited 3/fXX
0101 363/fXX (50/fXX + 156/fXX + 157/fXX) 11.34
μ
s 18.15
μ
s 22.69
μ
s Setting prohibited 3/fXX
0110 415/fXX (50/fXX + 182/fXX + 183/fXX) 12.97
μ
s 20.75
μ
s Setting prohibited Setting prohibited 3/fXX
0111 467/fXX (50/fXX + 208/fXX + 209/fXX) 14.59
μ
s 23.35
μ
s Setting prohibited Setting prohibited 3/fXX
1000 519/fXX (50/fXX + 234/fXX + 235/fXX) 16.22
μ
s Setting prohibited Setting prohibited Setting prohibited 3/fXX
1001 571/fXX (50/fXX + 260/fXX + 261/fXX) 17.84
μ
s Setting prohibited Setting prohibited Setting prohibited 3/fXX
1010 623/fXX (50/fXX + 286/fXX + 287/fXX) 19.47
μ
s Setting prohibited Setting prohibited Setting prohibited 3/fXX
1011 675/fXX (50/fXX + 312/fXX + 313/fXX) 21.09
μ
s Setting prohibited Setting prohibited Setting prohibited 3/fXX
Other than
above
Setting prohibited
Notes 1. V850ES/SG2: ADA0FR2 to ADA0FR0 bits
V850ES/SG2-H: ADA0FR3 to ADA0FR0 bits
2. V850ES/SG2-H only
Remark Stabilization time: A/D converter setup time (1
μ
s or longer)
Conversion time: Actual A/D conversion time (2.6 to 10.4
μ
s)
Wait time: Wait time inserted before the next conversion
Trigger response time: If a software trigger, external trigger, or timer trigger is generated after the
stabilization time, it is inserted before the conversion time.
In the normal conversion mode, the conversion is started after the stabilization time elapsed from the
ADA0M0.ADA0CE bit is set to 1, and A/D conversion is performed only during the conversion time (2.6 to
10.4
μ
s). Operation is stopped after the conversion ends and the A/D conversion end interrupt request
signal (INTAD) is generated after the wait time is elapsed.
Because the conversion operation is stopped during the wait time, operation current can be reduced.
Caution Set as 2.6
μ
s ≤ conversion time ≤ 10.4
μ
s.
<R>
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD
470
Table 13-3. Conversion Time Selection in High-Speed Conversion Mode (ADA0HS1 Bit = 1)
A/D Conversion Time
ADA0FR3 to
ADA0FR0
BitsNote 1
Conversion Time
(+ Stabilization Time)
fXX = 32 MHzNote 2 fXX = 20 MHz fXX = 16 MHz fXX = 4 MHz Trigger
Response Time
0000 26/fXX (+ 13/fXX) Setting prohibited Setting prohibited Setting prohibited 6.5
μ
s
(+ 3.25
μ
s)
3/fXX
0001 52/fXX (+ 26/fXX) Setting prohibited 2.6
μ
s
(+ 1.3
μ
s)
3.25
μ
s
(+ 1.625
μ
s)
Setting prohibited 3/fXX
0010 78/fXX (+ 39/fXX) Setting prohibited 3.9
μ
s
(+ 1.95
μ
s)
4.875
μ
s
(+ 2.4375
μ
s)
Setting prohibited 3/fXX
0011 104/fXX (+ 50/fXX) 3.25
μ
s
(+ 1.5625
μ
s)
5.2
μ
s
(+ 2.5
μ
s)
6.5
μ
s
(+ 3.125
μ
s)
Setting prohibited 3/fXX
0100 130/fXX (+ 50/fXX) 4.0625
μ
s
(+ 1.5625
μ
s)
6.5
μ
s
(+ 2.5
μ
s)
8.125
μ
s
(+ 3.125
μ
s)
Setting prohibited 3/fXX
0101 156/fXX (+ 50/fXX) 4.875
μ
s
(+ 1.5625
μ
s)
7.8
μ
s
(+ 2.5
μ
s)
9.75
μ
s
(+ 3.125
μ
s)
Setting prohibited 3/fXX
0110 182/fXX (+ 50/fXX) 5.6875
μ
s
(+ 1.5625
μ
s)
9.1
μ
s
(+ 2.5
μ
s)
Setting prohibited Setting prohibited 3/fXX
0111 208/fXX (+ 50/fXX) 6.5
μ
s
(+ 1.5625
μ
s)
10.4
μ
s
(+ 2.5
μ
s)
Setting prohibited Setting prohibited 3/fXX
1000 234/fXX (+ 50/fXX) 7.3125
μ
s
(+ 1.5625
μ
s)
Setting prohibited Setting prohibited Setting prohibited 3/fXX
1001 260/fXX (+ 50/fXX) 8.125
μ
s
(+ 1.5625
μ
s)
Setting prohibited Setting prohibited Setting prohibited 3/fXX
1010 286/fXX (+ 50/fXX) 8.9375
μ
s
(+ 1.5625
μ
s)
Setting prohibited Setting prohibited Setting prohibited 3/fXX
1011 312/fXX (+ 50/fXX) 9.75
μ
s
(+ 1.5625
μ
s)
Setting prohibited Setting prohibited Setting prohibited 3/fXX
Other than
above
Setting prohibited
Notes 1. V850ES/SG2: ADA0FR2 to ADA0FR0 bits
V850ES/SG2-H: ADA0FR3 to ADA0FR0 bits
2. V850ES/SG2-H only
Remark Conversion time: Actual A/D conversion time (2.6 to 10.4
μ
s)
Stabilization time: A/D converter setup time (1
μ
s or longer)
Trigger response time: If a software trigger, external trigger, or timer trigger is generated after the
stabilization time, it is inserted before the conversion time.
In the high-speed conversion mode, the conversion is started after the stabilization time elapsed from the
ADA0M0.ADA0CE bit is set to 1, and A/D conversion is performed only during the conversion time (2.6 to
10.4
μ
s). The A/D conversion end interrupt request signal (INTAD) is generated immediately after the
conversion ends.
In continuous conversion mode, the stabilization time is inserted only before the first conversion, and not
inserted after the second conversion (the A/D converter remains running).
Caution Set as 2.6
μ
s ≤ conversion time ≤ 10.4
μ
s.
<R>
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD 471
(3) A/D converter mode register 2 (ADA0M2)
The ADA0M2 register specifies the hardware trigger mode.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
0ADA0M2 0 0
0
00
ADA0TMD1 ADA0TMD0
ADA0TMD1
0
0
1
1
ADA0TMD0
0
1
0
1
Specification of hardware trigger mode
External trigger mode (when ADTRG pin valid edge detected)
Timer trigger mode 0
(when INTTP2CC0 interrupt request generated)
Timer trigger mode 1
(when INTTP2CC1 interrupt request generated)
Setting prohibited
After reset: 00H R/W Address: FFFFF203H
65432107
Cautions 1. In the following modes, write data to the ADA0M2 register while A/D conversion is
stopped (ADA0M0.ADA0CE bit = 0), and then enable the A/D conversion operation
(ADA0CE bit = 1).
• Normal conversion mode
• One-shot select mode/one-shot scan mode of the high-speed conversion mode
2. Be sure to clear bits 7 to 2 to “0”.
<R>
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD
472
(4) Analog input channel specification register (ADA0S)
The ADA0S register specifies the pin that inputs the analog voltage to be converted into a digital signal.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
0ADA0S 0 0 0 ADA0S3 ADA0S2 ADA0S1 ADA0S0
After reset: 00H R/W Address: FFFFF202H
ANI0
ANI1
ANI2
ANI3
ANI4
ANI5
ANI6
ANI7
ANI8
ANI9
ANI10
ANI11
Setting prohibited
Setting prohibited
Setting prohibited
Setting prohibited
ANI0
ANI0, ANI1
ANI0 to ANI2
ANI0 to ANI3
ANI0 to ANI4
ANI0 to ANI5
ANI0 to ANI6
ANI0 to ANI7
ANI0 to ANI8
ANI0 to ANI9
ANI0 to ANI10
ANI0 to ANI11
Setting prohibited
Setting prohibited
Setting prohibited
Setting prohibited
ADA0S3
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
ADA0S2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
ADA0S1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
ADA0S0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Select mode Scan mode
Cautions 1. In the following modes, write data to the ADA0S register while A/D conversion is
stopped (ADA0M0.ADA0CE bit = 0), and then enable the A/D conversion operation
(ADA0CE bit = 1).
• Normal conversion mode
• One-shot select mode/one-shot scan mode of the high-speed conversion mode
2. Be sure to clear bits 7 to 4 to “0”.
<R>
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD 473
(5) A/D conversion result registers n, nH (ADA0CRn, ADA0CRnH)
The ADA0CRn and ADA0CRnH registers store the A/D conversion results.
These registers are read-only, in 16-bit or 8-bit units. However, specify the ADA0CRn register for 16-bit access
and the ADA0CRnH register for 8-bit access. The 10 bits of the conversion result are read from the higher 10
bits of the ADA0CRn register, and 0 is read from the lower 6 bits. The higher 8 bits of the conversion result are
read from the ADA0CRnH register.
Caution Accessing the ADA0CRn and ADA0CRnH registers is prohibited in the following statuses.
For details, see 3.4.9 (2) Accessing specific on-chip peripheral I/O registers.
• When the CPU operates with the subclock and the main clock oscillation is stopped
• When the CPU operates with the internal oscillation clock
After reset: Undefined R Address: ADA0CR0 FFFFF210H, ADA0CR1 FFFFF212H,
ADA0CR2 FFFFF214H, ADA0CR3 FFFFF216H,
ADA0CR4 FFFFF218H, ADA0CR5 FFFFF21AH,
ADA0CR6 FFFFF21CH, ADA0CR7 FFFFF21EH,
ADA0CR8 FFFFF220H, ADA0CR9 FFFFF222H,
ADA0CR10 FFFFF224H, ADA0CR11 FFFFF226H
ADA0CRn
(n = 0 to 11)
AD9 AD8 AD7 AD6 AD0000000AD1AD2AD3AD4AD5
AD9ADA0CRnH
(n = 0 to 11)
AD8 AD7 AD6 AD5 AD4 AD3 AD2
76 54 32 1 0
After reset: Undefined R Address: ADA0CR0H FFFFF211H, ADA0CR1H FFFFF213H,
ADA0CR2H FFFFF215H, ADA0CR3H FFFFF217H,
ADA0CR4H FFFFF219H, ADA0CR5H FFFFF21BH,
ADA0CR6H FFFFF21DH, ADA0CR7H FFFFF21FH,
ADA0CR8H FFFFF221H, ADA0CR9H FFFFF223H,
ADA0CR10H FFFFF225H, ADA0CR11H FFFFF227H
Caution A write operation to the ADA0M0 and ADA0S registers may cause the contents of the
ADA0CRn register to become undefined. After the conversion, read the conversion result
before writing to the ADA0M0 and ADA0S registers. Correct conversion results may not
be read if a sequence other than the above is used.
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD
474
The relationship between the analog voltage input to the analog input pins (ANI0 to ANI11) and the A/D conversion
result (ADA0CRn register) is as follows.
VIN
ADA0CR = INT ( AVREF0 × 1,024 + 0.5)
ADA0CRNote = SAR × 64
Or,
AVREF0 AVREF0
(SAR − 0.5) × 1,024 ≤ VIN < (SAR + 0.5) × 1,024
INT( ): Function that returns the integer of the value in ( )
VIN: Analog input voltage
AVREF0: AVREF0 pin voltage
ADA0CR: Value of ADA0CRn register
Note The lower 6 bits of the ADA0CRn register are fixed to 0.
The following shows the relationship between the analog input voltage and the A/D conversion results.
Figure 13-2. Relationship Between Analog Input Voltage and A/D Conversion Results
1,023
1,022
1,021
3
2
1
0
Input voltage/AV
REF0
1
2,048
1
1,024
3
2,048
2
1,024
5
2,048
3
1,024
2,043
2,048
1,022
1,024
2,045
2,048
1,023
1,024
2,047
2,048
1
A/D conversion results
ADA0CRn
SAR
FFC0H
FF80H
FF40H
00C0H
0080H
0040H
0000H
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD 475
(6) Power-fail compare mode register (ADA0PFM)
The ADA0PFM register is an 8-bit register that sets the power-fail compare mode.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
ADA0PFE
Power-fail compare disabled
Power-fail compare enabled
ADA0PFE
0
1
Selection of power-fail compare enable/disable
ADA0PFM
ADA0PFC
00 00 0 0
Generates an interrupt request signal (INTAD) when ADA0CRnH ≥ ADA0PFT
Generates an interrupt request signal (INTAD) when ADA0CRnH < ADA0PFT
ADA0PFC
0
1
Selection of power-fail compare mode
After reset: 00H R/W Address: FFFFF204H
<7>6543210
Cautions 1. In the select mode, the 8-bit data set to the ADA0PFT register is compared with the
value of the ADA0CRnH register specified by the ADA0S register. If the result matches
the condition specified by the ADA0PFC bit, the conversion result is stored in the
ADA0CRn register and the INTAD signal is generated. If it does not match, however,
the interrupt signal is not generated.
2. In the scan mode, the 8-bit data set to the ADA0PFT register is compared with the
contents of the ADA0CR0H register. If the result matches the condition specified by
the ADA0PFC bit, the conversion result is stored in the ADA0CR0 register and the
INTAD signal is generated. If it does not match, however, the INTAD signal is not
generated. Regardless of the comparison result, the scan operation is continued and
the conversion result is stored in the ADA0CRn register until the scan operation is
completed. However, the INTAD signal is not generated after the scan operation has
been completed.
3. In the following modes, write data to the ADA0PFM register while A/D conversion is
stopped (ADA0M0.ADA0CE bit = 0), and then enable the A/D conversion operation
(ADA0CE bit = 1).
• Normal conversion mode
• One-shot select mode/one-shot scan mode of the high-speed conversion mode
<R>
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD
476
(7) Power-fail compare threshold value register (ADA0PFT)
The ADA0PFT register sets the compare value in the power-fail compare mode.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
ADA0PFT
After reset: 00H R/W Address: FFFFF205H
76 54 321 0
Caution In the following modes, write data to the ADA0PFT register while A/D conversion is
stopped (ADA0M0.ADA0CE bit = 0), and then enable the A/D conversion operation
(ADA0CE bit = 1).
• Normal conversion mode
• One-shot select mode/one-shot scan mode of the high-speed conversion mode
<R>
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD 477
13.5 Operation
13.5.1 Basic operation
<1> Set the operation mode, trigger mode, and conversion time for executing A/D conversion by using the
ADA0M0, ADA0M1, ADA0M2, and ADA0S registers. When the ADA0CE bit of the ADA0M0 register is set,
conversion is started in the software trigger mode and the A/D converter waits for a trigger in the external or
timer trigger mode.
<2> When A/D conversion is started, the voltage input to the selected analog input channel is sampled by the
sample & hold circuit.
<3> When the sample & hold circuit samples the input channel for a specific time, it enters the hold status, and
holds the input analog voltage until A/D conversion is complete.
<4> Set bit 9 of the successive approximation register (SAR). The tap selector selects (1/2) AVREF0 as the voltage
tap of the series resistor string.
<5> The voltage difference between the voltage of the series resistor string and the analog input voltage is
compared by the voltage comparator. If the analog input voltage is higher than (1/2) AVREF0, the MSB of the
SAR register remains set. If it is lower than (1/2) AVREF0, the MSB is reset.
<6> Next, bit 8 of the SAR register is automatically set and the next comparison is started. Depending on the
value of bit 9, to which a result has been already set, the voltage tap of the series resistor string is selected
as follows.
• Bit 9 = 1: (3/4) AVREF0
• Bit 9 = 0: (1/4) AVREF0
This voltage tap and the analog input voltage are compared and, depending on the result, bit 8 is
manipulated as follows.
Analog input voltage ≥ Voltage tap: Bit 8 = 1
Analog input voltage ≤ Voltage tap: Bit 8 = 0
<7> This comparison is continued to bit 0 of the SAR register.
<8> When comparison of the 10 bits is complete, the valid digital result is stored in the SAR register, which is then
transferred to and stored in the ADA0CRn register. After that, an A/D conversion end interrupt request signal
(INTAD) is generated.
<9> In one-shot select mode, conversion is stoppedNote. In one-shot scan mode, conversion is stopped after
scanning onceNote. In continuous select mode, repeat steps <2> to <8> until the ADA0M0.ADA0CE bit is
cleared to 0. In continuous scan mode, repeat steps <2> to <8> for each channel.
Note In the external trigger mode, timer trigger mode 0, or timer trigger mode 1, the trigger standby status
is entered.
Remark The trigger standby status means the status after the stabilization time has elapsed.
<R>
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD
478
13.5.2 Conversion operation timing
Figure 13-3. Conversion Operation Timing (Continuous Conversion)
(1) Operation in normal conversion mode (ADA0HS1 bit = 0)
ADA0M0.ADA0CE bit
Processing state Setup
Stabilization
time
Conversion time Wait time
Sampling
First conversion Second conversion
Setup SamplingWaitA/D conversion
INTAD signal
2/f
XX
(MAX.) 0.5/f
XX
Sampling
time
(2) Operation in high-speed conversion mode (ADA0HS1 bit = 1)
ADA0M0.ADA0CE bit
Processing state Setup
Conversion time
Sampling
First conversion Second conversion
SamplingA/D conversion A/D conversion
INTAD signal
0.5/f
XX
Stabilization
time
2/f
XX
(MAX.) Sampling
time
ADA0FR3 to ADA0FR0 bitsNote Stabilization time Conversion time (sampling time) Wait time Trigger response time
0000 13/fXX 26/fXX (4/fXX) 27/fXX 3/fXX
0001 26/fXX 52/fXX (8/fXX) 53/fXX 3/fXX
0010 39/fXX 78/fXX (12/fXX) 79/fXX 3/fXX
0011 50/fXX 104/fXX (16/fXX) 105/fXX 3/fXX
0100 50/fXX 130/fXX (20/fXX) 131/fXX 3/fXX
0101 50/fXX 156/fXX (24/fXX) 157/fXX 3/fXX
0110 50/fXX 182/fXX (28/fXX) 183/fXX 3/fXX
0111 50/fXX 208/fXX (32/fXX) 209/fXX 3/fXX
1000 50/fXX 234/fXX (36/fXX) 235/fXX 3/fXX
1001 50/fXX 260/fXX (40/fXX) 261/fXX 3/fXX
1010 50/fXX 286/fXX (44/fXX) 287/fXX 3/fXX
1011 50/fXX 312/fXX (48/fXX) 313/fXX 3/fXX
Other than above Setting prohibited
Note V850ES/SG2: ADA0FR2 to ADA0FR0 bits
V850ES/SG2-H: ADA0FR3 to ADA0FR0 bits
Remark The above timings are when a trigger generates within the stabilization time. If the trigger generates
after the stabilization time, a trigger response time is inserted.
<R>
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD 479
13.5.3 Trigger mode
The timing of starting the conversion operation is specified by setting a trigger mode. The trigger mode includes a
software trigger mode and hardware trigger modes. The hardware trigger modes include timer trigger modes 0 and 1,
and external trigger mode. The ADA0M0.ADA0TMD bit is used to set the trigger mode. The hardware trigger modes
are set by the ADA0M2.ADA0TMD1 and ADA0M2.ADA0TMD0 bits.
(1) Software trigger mode
When the ADA0M0.ADA0CE bit is set to 1, the signal of the analog input pin (ANI0 to ANI11 pin) specified by
the ADA0S register is converted. When conversion is complete, the result is stored in the ADA0CRn register.
At the same time, the A/D conversion end interrupt request signal (INTAD) is generated.
If the operation mode specified by the ADA0M0.ADA0MD1 and ADA0M0.ADA0MD0 bits is the continuous
select/scan mode, the next conversion is started, unless the ADA0CE bit is cleared to 0 after completion of the
first conversion. Conversion is performed once and ends if the operation mode is the one-shot select/scan
mode.
When conversion is started, the ADA0M0.ADA0EF bit is set to 1 (indicating that conversion is in progress).
If the ADA0M0, ADA0M2, ADA0S, ADA0PFM, or ADA0PFT register is written during conversion, the
conversion is aborted and started again from the beginning. However, writing these registers is prohibited in
the normal conversion mode and one-shot select mode/one-shot scan mode of the high-speed conversion
mode.
(2) External trigger mode
In this mode, converting the signal of the analog input pin (ANI0 to ANI11) specified by the ADA0S register is
started when an external trigger is input (to the ADTRG pin). Which edge of the external trigger is to be
detected (i.e., the rising edge, falling edge, or both rising and falling edges) can be specified by using the
ADA0M0.ADA0ETS1 and ADA0M0.ATA0ETS0 bits. When the ADA0CE bit is set to 1, the A/D converter waits
for the trigger, and starts conversion after the external trigger has been input.
When conversion is completed, the result of conversion is stored in the ADA0CRn register, regardless of
whether the continuous select, continuous scan, one-shot select, or one-shot scan mode is set as the
operation mode by the ADA0MD1 and ADA0MD0 bits. At the same time, the INTAD signal is generated, and
the A/D converter waits for the trigger again.
When conversion is started, the ADA0EF bit is set to 1 (indicating that conversion is in progress). While the
A/D converter is waiting for the trigger, however, the ADA0EF bit is cleared to 0 (indicating that conversion is
stopped). If the valid trigger is input during the conversion operation, the conversion is aborted and started
again from the beginning.
If the ADA0M0, ADA0M2, ADA0S, ADA0PFM, or ADA0PFT register is written during the conversion operation,
the conversion is not aborted, and the A/D converter waits for the trigger again. However, writing these
registers is prohibited in the one-shot select mode/one-shot scan mode.
Caution To select the external trigger mode, set the high-speed conversion mode. Do not input a
trigger during stabilization time that is inserted once after the A/D conversion operation is
enabled (ADA0M0.ADA0CE bit = 1).
Remark The trigger standby status means the status after the stabilization time has elapsed.
<R>
<R>
<R>
<R>
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD
480
(3) Timer trigger mode
In this mode, converting the signal of the analog input pin (ANI0 to ANI11) specified by the ADA0S register is
started by the compare match interrupt request signal (INTTP2CC0 or INTTP2CC1) of the capture/compare
register connected to the timer. The INTTP2CC0 or INTTP2CC1 signal is selected by the ADA0TMD1 and
ADA0TMD0 bits, and conversion is started at the rising edge of the specified compare match interrupt request
signal. When the ADA0CE bit is set to 1, the A/D converter waits for a trigger, and starts conversion when the
compare match interrupt request signal of the timer is input.
When conversion is completed, regardless of whether the continuous select, continuous scan, one-shot select,
or one-shot scan mode is set as the operation mode by the ADA0MD1 and ADA0MD0 bits, the result of the
conversion is stored in the ADA0CRn register. At the same time, the INTAD signal is generated, and the A/D
converter waits for the trigger again.
When conversion is started, the ADA0EF bit is set to 1 (indicating that conversion is in progress). While the
A/D converter is waiting for the trigger, however, the ADA0EF bit is cleared to 0 (indicating that conversion is
stopped). If the valid trigger is input during the conversion operation, the conversion is aborted and started
again from the beginning.
If the ADA0M0, ADA0M2, ADA0S, ADA0PFM, or ADA0PFT register is written during conversion, the
conversion is stopped and the A/D converter waits for the trigger again. However, writing these registers is
prohibited in the one-shot select mode/one-shot scan mode.
Caution To select the timer trigger mode, set the high-speed conversion mode. Do not input a trigger
during stabilization time that is inserted once after the A/D conversion operation is enabled
(ADA0M0.ADA0CE bit = 1).
Remark The trigger standby status means the status after the stabilization time has elapsed.
<R>
<R>
<R>
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD 481
13.5.4 Operation mode
Four operation modes are available as the modes in which to set the ANI0 to ANI11 pins: continuous select mode,
continuous scan mode, one-shot select mode, and one-shot scan mode.
The operation mode is selected by the ADA0M0.ADA0MD1 and ADA0M0.ADA0MD0 bits.
(1) Continuous select mode
In this mode, the voltage of one analog input pin selected by the ADA0S register is continuously converted into
a digital value.
The conversion result is stored in the ADA0CRn register corresponding to the analog input pin. In this mode,
an analog input pin corresponds to an ADA0CRn register on a one-to-one basis. Each time A/D conversion is
completed, the A/D conversion end interrupt request signal (INTAD) is generated. After completion of
conversion, the next conversion is started, unless the ADA0M0.ADA0CE bit is cleared to 0 (n = 0 to 11).
Figure 13-4. Timing Example of Continuous Select Mode Operation (ADA0S Register = 01H)
ANI1
A/D conversion Data 1
(ANI1)
Data 2
(ANI1)
Data 3
(ANI1)
Data 4
(ANI1)
Data 5
(
ANI1)
Data 6
(ANI1)
Data 7
(ANI1)
Data 1 Data 2Data 3
Data 4Data
5
Data 6Data 7
Data 1
(ANI1)
Data 2
(ANI1)
Data 3
(ANI1)
Data 4
(ANI1)
Data 6
(ANI1)
ADA0CR1
INTAD
Conversion start
Set ADA0CE bit = 1
Conversion start
Set ADA0CE bit = 1
(2) Continuous scan mode
In this mode, analog input pins are sequentially selected, from the ANI0 pin to the pin specified by the ADA0S
register, and their values are converted into digital values.
The result of each conversion is stored in the ADA0CRn register corresponding to the analog input pin. When
conversion of the analog input pin specified by the ADA0S register is complete, the INTAD signal is generated,
and A/D conversion is started again from the ANI0 pin, unless the ADA0CE bit is cleared to 0 (n = 0 to 11).
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD
482
Figure 13-5. Timing Example of Continuous Scan Mode Operation (ADA0S Register = 03H)
(a) Timing example
A/D conversion Data 1
(ANI0)
Data 2
(ANI1)
Data 3
(ANI2)
Data 4
(ANI3)
Data 5
(ANI0)
Data 6
(ANI1)
Data 7
(ANI2)
Data 1
(ANI0)
Data 2
(ANI1)
Data 3
(ANI2)
Data 4
(ANI3)
Data 5
(ANI0)
Data 6
(ANI1)
ADA0CRn
INTAD
Conversion start
Set ADA0CE bit = 1
ANI3
ANI0
ANI1
ANI2
Data 1
Data 2
Data 3
Data 4
Data 6
Data 5
Data 7
(b) Block diagram
A/D converter
ADA0CRn registerAnalog input pin
ANI0
ANI1
ANI2
ANI3
ANI4
ANI5
ANI9
ANI10
ANI11
.
.
.
.
ADA0CR0
ADA0CR1
ADA0CR2
ADA0CR3
ADA0CR4
ADA0CR5
ADA0CR9
ADA0CR10
ADA0CR11
.
.
.
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD 483
(3) One-shot select mode
In this mode, the voltage on the analog input pin specified by the ADA0S register is converted into a digital
value only once.
The conversion result is stored in the ADA0CRn register corresponding to the analog input pin. In this mode,
an analog input pin and an ADA0CRn register correspond on a one-to-one basis. When A/D conversion has
been completed once, the INTAD signal is generated. The A/D conversion operation is stopped after it has
been completed (n = 0 to 11).
Figure 13-6. Timing Example of One-Shot Select Mode Operation (ADA0S Register = 01H)
ANI1
A/D conversion Data 1
(ANI1)
Data 6
(ANI1)
Data 1 Data 2Data 3
Data 4Data
5
Data 6Data 7
Data 1
(ANI1)
Data 6
(ANI1)
ADA0CR1
INTAD
Conversion start
Set ADA0CE bit = 1
Conversion start
Set ADA0CE bit = 1
Conversion end
Conversion end
(4) One-shot scan mode
In this mode, analog input pins are sequentially selected, from the ANI0 pin to the pin specified by the ADA0S
register, and their values are converted into digital values .
Each conversion result is stored in the ADA0CRn register corresponding to the analog input pin. When
conversion of the analog input pin specified by the ADA0S register is complete, the INTAD signal is generated.
A/D conversion is stopped after it has been completed (n = 0 to 11).
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD
484
Figure 13-7. Timing Example of One-Shot Scan Mode Operation (ADA0S Register = 03H)
(a) Timing example
A/D conversion Data 1
(ANI0)
Data 2
(ANI1)
Data 3
(ANI2)
Data 4
(ANI3)
Data 1
(ANI0)
Data 2
(ANI1)
Data 3
(ANI2)
Data 4
(ANI3)
ADA0CRn
INTAD
Conversion start
Set ADA0CE bit = 1
Conversion end
ANI3
ANI0
ANI1
ANI2
Data 1
Data 2
Data 3
Data 4
Data 6
Data
5
Data 7
(b) Block diagram
A/D converter
ADA0CRn registerAnalog input pin
ANI0
ANI1
ANI2
ANI3
ANI4
ANI5
ANI9
ANI10
ANI11
.
.
.
.
ADA0CR0
ADA0CR1
ADA0CR2
ADA0CR3
ADA0CR4
ADA0CR5
ADA0CR9
ADA0CR10
ADA0CR11
.
.
.
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD 485
13.5.5 Power-fail compare mode
The A/D conversion end interrupt request signal (INTAD) can be controlled as follows by the ADA0PFM and
ADA0PFT registers.
• When the ADA0PFM.ADA0PFE bit = 0, the INTAD signal is generated each time conversion is completed
(normal use of the A/D converter).
• When the ADA0PFE bit = 1 and when the ADA0PFM.ADA0PFC bit = 0, the value of the ADA0CRnH register is
compared with the value of the ADA0PFT register when conversion is completed, and the INTAD signal is
generated only if ADA0CRnH ≥ ADA0PFT.
• When the ADA0PFE bit = 1 and when the ADA0PFC bit = 1, the value of the ADA0CRnH register is compared
with the value of the ADA0PFT register when conversion is completed, and the INTAD signal is generated only if
ADA0CRnH < ADA0PFT.
Remark n = 0 to 11
In the power-fail compare mode, four modes are available as modes in which to set the ANI0 to ANI11 pins:
continuous select mode, continuous scan mode, one-shot select mode, and one-shot scan mode.
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD
486
(1) Continuous select mode
In this mode, the result of converting the voltage of the analog input pin specified by the ADA0S register is
compared with the set value of the ADA0PFT register. If the result of power-fail comparison matches the
condition set by the ADA0PFC bit, the conversion result is stored in the ADA0CRn register, and the INTAD
signal is generated. If it does not match, the conversion result is stored in the ADA0CRn register, and the
INTAD signal is not generated. After completion of the first conversion, the next conversion is started, unless
the ADA0M0.ADA0CE bit is cleared to 0 (n = 0 to 11).
Figure 13-8. Timing Example of Continuous Select Mode Operation
(When Power-Fail Comparison Is Made: ADA0S Register = 01H)
ANI1
A/D conversion Data 1
(ANI1)
Data 2
(ANI1)
Data 3
(ANI1)
Data 4
(ANI1)
Data 5
(
ANI1)
Data 6
(ANI1)
Data 7
(ANI1)
Data 1Data 2Data 3
Data 4Data
5
Data 6Data 7
Data 1
(ANI1)
Data 2
(ANI1)
Data 3
(ANI1)
Data 4
(ANI1)
Data 6
(ANI1)
ADA0CR1
INTAD
Conversion start
Set ADA0CE bit = 1
ADA0PFT
unmatch
ADA0PFT
unmatch
ADA0PFT
match
ADA0PFT
match
ADA0PFT
match
Conversion start
Set ADA0CE bit = 1
(2) Continuous scan mode
In this mode, the results of converting the voltages of the analog input pins sequentially selected from the ANI0
pin to the pin specified by the ADA0S register are stored, and the set value of the ADA0CR0H register of
channel 0 is compared with the value of the ADA0PFT register. If the result of power-fail comparison matches
the condition set by the ADA0PFC bit, the conversion result is stored in the ADA0CR0 register, and the INTAD
signal is generated. If it does not match, the conversion result is stored in the ADA0CR0 register, and the
INTAD signal is not generated.
After the result of the first conversion has been stored in the ADA0CR0 register, the results of sequentially
converting the voltages on the analog input pins up to the pin specified by the ADA0S register are continuously
stored. After completion of conversion, the next conversion is started from the ANI0 pin again, unless the
ADA0CE bit is cleared to 0.
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD 487
Figure 13-9. Timing Example of Continuous Scan Mode Operation
(When Power-Fail Comparison Is Made: ADA0S Register = 03H)
(b) Timing example
A/D conversion Data 1
(ANI0)
Data 2
(ANI1)
Data 3
(ANI2)
Data 4
(ANI3)
Data 5
(ANI0)
Data 6
(ANI1)
Data 7
(ANI2)
Data 1
(ANI0)
Data 2
(ANI1)
Data 3
(ANI2)
Data 4
(ANI3)
Data 5
(ANI0)
Data 6
(ANI1)
ADA0CRn
INTAD
Conversion start
Set ADA0CE bit = 1
ADA0PFT
match
ADA0PFT
unmatch
ANI3
ANI0
ANI1
ANI2
Data 1
Data 2
Data 3
Data 4
Data 6
Data 5
Data 7
(b) Block diagram
A/D converter
ADA0CRn registerAnalog input pin
ANI0
ANI1
ANI2
ANI3
ANI4
ANI5
ANI9
ANI10
ANI11
.
.
.
.
ADA0CR0
ADA0CR1
ADA0CR2
ADA0CR3
ADA0CR4
ADA0CR5
ADA0CR9
ADA0CR10
ADA0CR11
.
.
.
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD
488
(3) One-shot select mode
In this mode, the result of converting the voltage of the analog input pin specified by the ADA0S register is
compared with the set value of the ADA0PFT register. If the result of power-fail comparison matches the
condition set by the ADA0PFC bit, the conversion result is stored in the ADA0CRn register, and the INTAD
signal is generated. If it does not match, the conversion result is stored in the ADA0CRn register, and the
INTAD signal is not generated. Conversion is stopped after it has been completed.
Figure 13-10. Timing Example of One-Shot Select Mode Operation
(When Power-Fail Comparison Is Made: ADA0S Register = 01H)
ANI1
A/D conversion Data 1
(ANI1)
Data 6
(ANI1)
Data 1Data 2Data 3
Data 4Data
5
Data 6Data 7
Data 1
(ANI1)
Data 6
(ANI1)
ADA0CR1
INTAD
Conversion start
Set ADA0CE bit = 1
Conversion start
Set ADA0CE bit = 1
ADA0PFT match
Conversion end
ADA0PFT unmatch
Conversion end
(4) One-shot scan mode
In this mode, the results of converting the voltages of the analog input pins sequentially selected from the ANI0
pin to the pin specified by the ADA0S register are stored, and the set value of the ADA0CR0H register of
channel 0 is compared with the set value of the ADA0PFT register. If the result of power-fail comparison
matches the condition set by the ADA0PFC bit, the conversion result is stored in the ADA0CR0 register and
the INTAD signal is generated. If it does not match, the conversion result is stored in the ADA0CR0 register,
and the INTAD0 signal is not generated. After the result of the first conversion has been stored in the
ADA0CR0 register, the results of converting the signals on the analog input pins specified by the ADA0S
register are sequentially stored. The conversion is stopped after it has been completed.
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD 489
Figure 13-11. Timing Example of One-Shot Scan Mode Operation
(When Power-Fail Comparison Is Made: ADA0S Register = 03H)
(a) Timing example
A/D conversion Data 1
(ANI0)
Data 2
(ANI1)
Data 3
(ANI2)
Data 4
(ANI3)
Data 1
(ANI0)
Data 2
(ANI1)
Data 3
(ANI2)
Data 4
(ANI3)
ADA0CRn
INTAD
Conversion start
Set ADA0CE bit = 1
Conversion end
ADA0PFT
match
ANI3
ANI0
ANI1
ANI2
Data 1
Data 2
Data 3
Data 4
Data 6
Data
5
Data 7
(b) Block diagram
A/D converter
ADA0CRn registerAnalog input pin
ANI0
ANI1
ANI2
ANI3
ANI4
ANI5
ANI9
ANI10
ANI11
.
.
.
.
ADA0CR0
ADA0CR1
ADA0CR2
ADA0CR3
ADA0CR4
ADA0CR5
ADA0CR9
ADA0CR10
ADA0CR11
.
.
.
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD
490
13.6 Cautions
(1) When A/D converter is not used
When the A/D converter is not used, the power consumption can be reduced by clearing the
ADA0M0.ADA0CE bit to 0.
(2) Input range of ANI0 to ANI11 pins
Input the voltage within the specified range to the ANI0 to ANI11 pins. If a voltage equal to or higher than
AVREF0 or equal to or lower than AVSS (even within the range of the absolute maximum ratings) is input to any
of these pins, the conversion value of that channel is undefined, and the conversion value of the other
channels may also be affected.
(3) Countermeasures against noise
To maintain the 10-bit resolution, the ANI0 to ANI11 pins must be effectively protected from noise. The
influence of noise increases as the output impedance of the analog input source becomes higher. To lower the
noise, connecting an external capacitor as shown in Figure 13-12 is recommended.
Figure 13-12. Processing of Analog Input Pin
AV
REF0
V
DD
V
SS
AV
SS
Clamp with a diode with a low V
F
(0.3 V or less)
if noise equal to or higher than AV
REF0
or equal
to or lower than AV
SS
may be generated.
ANI0 to ANI11
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD 491
(4) Alternate I/O
The analog input (ANI0 to ANI11) pins are multiplexed with port pins. The AVREF0 power pin is multiplexed with
the reference power supply to the A/D converter and the I/O buffer power supply of port 7. If any of the
following processings is performed during A/D conversion, therefore, the expected A/D conversion value may
not be obtained.
(a) If a digital pulse is applied to a pin adjacent to a pin whose input analog signal is converted into a digital
signal (for example, P72 and P74 pins during ANI3 conversion) (cause: influence of coupling noise)
(b) If AVREF0 power supply fluctuates as a result of executing an instruction to read the P7H or P7L register to
the input port during A/D conversion or an instruction to write data to the output port (cause: influence on
the AVREF0 power supply)
(c) If a current flows through a pin of port 7 (P70 to P711) that is set in the output mode because of the
influence of the external circuit connected to the port pin and, as a result, the AVREF0 power supply
fluctuates (cause: influence on the AVREF0 power supply)
If there is a possibility that any of the above processings may be executed during A/D conversion, be sure to
execute A/D conversion more than once, check the A/D conversion value, and eliminate any abnormal value by
program.
<R>
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD
492
(5) Interrupt request flag (ADIF)
The interrupt request flag (ADIF) is not cleared even if the contents of the ADA0S register are changed. If the
analog input pin is changed during A/D conversion, therefore, the result of converting the previously selected
analog input signal may be stored and the conversion end interrupt request flag may be set immediately before
the ADA0S register is rewritten. If the ADIF flag is read immediately after the ADA0S register is rewritten, the
ADIF flag may be set even though the A/D conversion of the newly selected analog input pin has not been
completed. When A/D conversion is stopped, clear the ADIF flag before resuming conversion.
Figure 13-13. Generation Timing of A/D Conversion End Interrupt Request
ADA0S rewriting
(ANIn conversion start)
ADA0S rewriting
(ANIm conversion start)
ADIF is set, but ANIm
conversion does not end
A/D conversion
ADA0CRn
INTAD
ANIn ANIn ANIm ANIm
ANImANInANIn ANIm
Remark n = 0 to 11
m = 0 to 11
(6) Internal equivalent circuit
The following shows the equivalent circuit of the analog input block.
Figure 13-14. Internal Equivalent Circuit of ANIn Pin
ANIn
CIN
RIN
RIN CIN
2.9 kΩ 4.0 pF
Remarks 1. The above values are reference values.
2. n = 0 to 11
<R>
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD 493
(7) AVREF0 pin
(a) The AVREF0 pin is used as the power supply pin of the A/D converter and also supplies power to the
alternate-function ports. In an application where a backup power supply is used, be sure to supply the
same voltage as VDD to the AVREF0 pin as shown in Figure 13-15.
(b) The AVREF0 pin is also used as the reference voltage pin of the A/D converter. If the source supplying
power to the AVREF0 pin has a high impedance or if the power supply has a low current supply capability,
the reference voltage may fluctuate due to the current that flows during conversion (especially, immediately
after the conversion operation enable bit ADA0CE has been set to 1). As a result, the conversion accuracy
may drop. To avoid this, it is recommended to connect a capacitor across the AVREF0 and AVSS pins to
suppress the reference voltage fluctuation as shown in Figure 13-15.
(c) If the source supplying power to the AVREF0 pin has a high DC resistance (for example, because of
insertion of a diode), the voltage when conversion is enabled may be lower than the voltage when
conversion is stopped, because of a voltage drop caused by the A/D conversion current.
Figure 13-15. AVREF0 Pin Processing Example
AV
REF0
Note
AV
SS
Main power supply
Note Parasitic inductance
(8) Reading ADA0CRn register
When the ADA0M0 to ADA0M2, ADA0S, ADA0PFM, or ADA0PFT register is written, the contents of the
ADA0CRn register may be undefined. Read the conversion result after completion of conversion and before
writing to the ADA0M0 to ADA0M2, ADA0S, ADA0PFM, or ADA0PFT register. Also, when an external/timer
trigger is acknowledged, the contents of the ADA0CRn register may be undefined. Read the conversion result
after completion of conversion and before the next external/timer trigger is acknowledged. The correct
conversion result may not be read at a timing different from the above.
(9) Standby mode
Because the A/D converter stops operating in the STOP mode, conversion results are invalid, so power
consumption can be reduced. Operations are resumed after the STOP mode is released, but the A/D
conversion results after the STOP mode is released are invalid. When using the A/D converter after the STOP
mode is released, before setting the STOP mode or releasing the STOP mode, clear the ADA0M0.ADA0CE bit
to 0 then set the ADA0CE bit to 1 after releasing the STOP mode.
In the IDLE1, IDLE2, or subclock operation mode, operation continues. To lower the power consumption,
therefore, clear the ADA0M0.ADA0CE bit to 0. In the IDLE1 and IDLE2 modes, since the analog input voltage
value cannot be retained, the A/D conversion results after the IDLE1 and IDLE2 modes are released are invalid.
The results of conversions before the IDLE1 and IDLE2 modes were set are valid.
<R>
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD
494
(10) Restriction for each mode
(a) To select the external trigger mode/timer trigger mode, set the high-speed conversion mode. Do not input
a trigger during stabilization time that is inserted once after the A/D conversion operation is enabled
(ADA0M0.ADA0CE bit = 1).
(b) In the following modes, write data to the A/D control register while A/D conversion is stopped (ADA0CE
bit = 0), and then enable the A/D conversion operation (ADA0CE bit = 1).
• Normal conversion mode
• One-shot select mode/one-shot scan mode of high-speed conversion mode
Remark A/D control registers: ADA0M0, ADA0M2, ADA0S, ADA0PFM, and ADA0PFT registers
(12) Variation of A/D conversion results
The results of the A/D conversion may vary depending on the fluctuation of the supply voltage, or may be
affected by noise. To reduce the variation, take counteractive measures with the program such as averaging
the A/D conversion results.
(13) A/D conversion result hysteresis characteristics
The successive comparison type A/D converter holds the analog input voltage in the internal sample & hold
capacitor and then performs A/D conversion. After the A/D conversion has finished, the analog input voltage
remains in the internal sample & hold capacitor. As a result, the following phenomena may occur.
• When the same channel is used for A/D conversions, if the voltage is higher or lower than the previous A/D
conversion, then hysteresis characteristics may appear where the conversion result is affected by the
previous value. Thus, even if the conversion is performed at the same potential, the result may vary.
• When switching the analog input channel, hysteresis characteristics may appear where the conversion
result is affected by the previous channel value. This is because one A/D converter is used for the A/D
conversions. Thus, even if the conversion is performed at the same potential, the result may vary.
<R>
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD 495
13.7 How to Read A/D Converter Characteristics Table
This section describes the terms related to the A/D converter.
(1) Resolution
The minimum analog input voltage that can be recognized, i.e., the ratio of an analog input voltage to 1 bit of
digital output is called 1 LSB (least significant bit). The ratio of 1 LSB to the full scale is expressed as %FSR
(full-scale range). %FSR is the ratio of a range of convertible analog input voltages expressed as a percentage,
and can be expressed as follows, independently of the resolution.
1%FSR = (Maximum value of convertible analog input voltage – Minimum value of convertible analog
input voltage)/100
= (AVREF0 − 0)/100
= AVREF0/100
When the resolution is 10 bits, 1 LSB is as follows:
1 LSB = 1/210 = 1/1,024
= 0.098%FSR
The accuracy is determined by the overall error, independently of the resolution.
(2) Overall error
This is the maximum value of the difference between an actually measured value and a theoretical value.
It is a total of zero-scale error, full-scale error, linearity error, and a combination of these errors.
The overall error in the characteristics table does not include the quantization error.
Figure 13-16. Overall Error
Ideal line
Overall error
1......1
0......0
0AV
REF0
Analog input
Digital output
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD
496
(3) Quantization error
This is an error of ±1/2 LSB that inevitably occurs when an analog value is converted into a digital value.
Because the A/D converter converts analog input voltages in a range of ±1/2 LSB into the same digital codes,
a quantization error is unavoidable.
This error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, or
differential linearity error in the characteristics table.
Figure 13-17. Quantization Error
Quantization error
1......1
0......0
0AV
REF0
Analog input
Digital output
1/2 LSB
1/2 LSB
(4) Zero-scale error
This is the difference between the actually measured analog input voltage and its theoretical value when the
digital output changes from 0…000 to 0…001 (1/2 LSB).
Figure 13-18. Zero-Scale Error
AV
REF0
Analog input (LSB)
Digital output (lower 3 bits)
Ideal line
111
−10123
100
011
010
001
000
Zero-scale error
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD 497
(5) Full-scale error
This is the difference between the actually measured analog input voltage and its theoretical value when the
digital output changes from 1…110 to 1…111 (full scale − 3/2 LSB).
Figure 13-19. Full-Scale Error
AVREF0
Analog input (LSB)
Digital output (lower 3 bits)
111
AV
REF0
−
3
0
AV
REF0
−
2AV
REF0
−
1
100
011
010
000
Full-scale error
(6) Differential linearity error
Ideally, the width to output a specific code is 1 LSB. This error indicates the difference between the actually
measured value and its theoretical value when a specific code is output. This indicates the basic
characteristics of the A/D conversion when the voltage applied to the analog input pins of the same channel is
consistently increased bit by bit from AVSS to AVREF0. When the input voltage is increased or decreased, or
when two or more channels are used, see 13.7 (2) Overall error.
Figure 13-20. Differential Linearity Error
Ideal width of 1 LSB
Differential
linearity error
1......1
0......0
AV
REF0
Analog input
Digital output
CHAPTER 13 A/D CONVERTER
User’s Manual U16541EJ5V1UD
498
(7) Integral linearity error
This error indicates the extent to which the conversion characteristics differ from the ideal linear relationship. It
indicates the maximum value of the difference between the actually measured value and its theoretical value
where the zero-scale error and full-scale error are 0.
Figure 13-21. Integral Linearity Error
1......1
0......0
0AV
REF0
Analog input
Digital output
Ideal line
Integral
linearity error
(8) Conversion time
This is the time required to obtain a digital output after each trigger has been generated.
The conversion time in the characteristics table includes the sampling time.
(9) Sampling time
This is the time for which the analog switch is ON to load an analog voltage to the sample & hold circuit.
Figure 13-22. Sampling Time
Sampling time
Conversion time
User’s Manual U16541EJ5V1UD 499
CHAPTER 14 D/A CONVERTER
14.1 Functions
The D/A converter has the following functions.
{ 8-bit resolution × 2 channels (DA0CS0, DA0CS1)
{ R-2R ladder method
{ Settling time: 3
μ
s max. (when AVREF1 is 3.0 to 3.6 V and external load is 20 pF)
{ Analog output voltage: AVREF1 × m/256 (m = 0 to 255; value set to DA0CSn register)
{ Operation modes: Normal mode, real-time output mode
Remark n = 0, 1
14.2 Configuration
The D/A converter configuration is shown below.
Figure 14-1. Block Diagram of D/A Converter
DA0CS0 register
Selector
Selector
DA0CS1 register
ANO0 pin
ANO1 pin
DA0M.DA0CE0 bit
DA0M.DA0CE1 bit
DA0CS0 register write
DA0M.DA0MD0 bit
INTTP2CC0 signal
DA0CS1 register write
DA0M.DA0MD1 bit
INTTP3CC0 signal
AV
REF1
pin
AV
SS
pin
Cautions 1. DA converters 0 and 1 share the AVREF1 pin.
2. DA converters 0 and 1 share the AVSS pin. The AVSS pin is also shared by the A/D converter.
CHAPTER 14 D/A CONVERTER
User’s Manual U16541EJ5V1UD
500
The D/A converter consists of the following hardware.
Table 14-1. Configuration of D/A Converter
Item Configuration
Control registers D/A converter mode register (DA0M)
D/A converter conversion value setting registers 0, 1 (DA0CS0, DA0CS1)
14.3 Registers
The registers that control the D/A converter are as follows.
• D/A converter mode register (DA0M)
• D/A converter conversion value setting registers 0, 1 (DA0CS0, DA0CS1)
(1) D/A converter mode register (DA0M)
The DA0M register controls the operation of the D/A converter.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
0
Normal mode
Real-time output modeNote
DA0MDn
0
1
Selection of D/A converter operation mode (n = 0, 1)
DA0M 0 DA0CE1 DA0CE0 0 0 DA0MD1 DA0MD0
After reset: 00H R/W Address: FFFFF282H
Disables operation
Enables operation
DA0CEn
0
1
Control of D/A converter operation enable/disable (n = 0, 1)
< > < >
Note The output trigger in the real-time output mode (DA0MDn bit = 1) is as follows.
• When n = 0: INTTP2CC0 signal (see CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP))
• When n = 1: INTTP3CC0 signal (see CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP))
CHAPTER 14 D/A CONVERTER
User’s Manual U16541EJ5V1UD 501
(2) D/A converter conversion value setting registers 0, 1 (DA0CS0, DA0CS1)
The DA0CS0 and DA0CS1 registers set the analog voltage value output to the ANO0 and ANO1 pins.
These registers can be read or written in 8-bit units.
Reset sets these registers to 00H.
DA0CSn7DA0CSn DA0CSn6 DA0CSn5 DA0CSn4 DA0CSn3 DA0CSn2 DA0CSn1 DA0CSn0
After reset: 00H R/W Address: DA0CS0 FFFFF280H, DA0CS1 FFFFF281H
Caution In the real-time output mode (DA0M.DA0MDn bit = 1), set the DA0CSn register before the
INTTP2CC0/INTTP3CC0 signals are generated. D/A conversion starts when the
INTTP2CC0/INTTP3CC0 signals are generated.
Remark n = 0, 1
CHAPTER 14 D/A CONVERTER
User’s Manual U16541EJ5V1UD
502
14.4 Operation
14.4.1 Operation in normal mode
D/A conversion is performed using a write operation to the DA0CSn register as the trigger.
The setting method is described below.
<1> Set the DA0M.DA0MDn bit to 0 (normal mode).
<2> Set the analog voltage value to be output to the ANOn pin to the DA0CSn register.
Steps <1> and <2> above constitute the initial settings.
<3> Set the DA0M.DA0CEn bit to 1 (D/A conversion enable).
D/A conversion starts when this setting is performed.
<4> To perform subsequent D/A conversions, write to the DA0CSn register.
The previous D/A conversion result is held until the next D/A conversion is performed.
Remarks 1. For the alternate-function pin settings, see Table 4-15 Using Port Pin as Alternate-Function Pin.
2. n = 0, 1
14.4.2 Operation in real-time output mode
D/A conversion is performed using the interrupt request signals (INTTP2CC0 and INTTP3CC0) of TMP2 and TMP3
as triggers.
The setting method is described below.
<1> Set the DA0M.DA0MDn bit to 1 (real-time output mode).
<2> Set the analog voltage value to be output to the ANOn pin to the DA0CSn register.
<3> Set the DA0M.DA0CEn bit to 1 (D/A conversion enable).
Steps <1> to <3> above constitute the initial settings.
<4> Operate TMP2 and TMP3.
<5> D/A conversion starts when the INTTP2CC0 and INTTP3CC0 signals are generated.
<6> After that, the value set in DA0CSn register is output every time the INTTP2CC0 and INTTP3CC0 signals are
generated.
Remarks 1. The output values of the ANO0 and ANO1 pins up to <5> above are undefined.
2. For the output values of the ANO0 and ANO1 pins in the HALT, IDLE1, IDLE2, and STOP modes,
see CHAPTER 24 STANDBY FUNCTION.
3. For the alternate-function pin settings, see Table 4-15 Using Port Pin as Alternate-Function Pin.
CHAPTER 14 D/A CONVERTER
User’s Manual U16541EJ5V1UD 503
14.4.3 Cautions
Observe the following cautions when using the D/A converter of the V850ES/SG2.
(1) Do not change the set value of the DA0CSn register while the trigger signal is being issued in the real-time
output mode.
(2) Before changing the operation mode, be sure to clear the DA0M.DA0CEn bit to 0.
(3) When using one of the P10/AN00 and P11/AN01 pins as an I/O port and the other as a D/A output pin, do so
in an application where the port I/O level does not change during D/A output.
(4) Make sure that AVREF0 = VDD = AVREF1 = 3.0 to 3.6 V. If this range is exceeded, the operation is not guaranteed.
(5) Apply power to AVREF1 at the same timing as AVREF0.
(6) No current can be output from the ANOn pin (n = 0, 1) because the output impedance of the D/A converter is
high. When connecting a resistor of 2 MΩ or less, insert a JFET input operational amplifier between the
resistor and the ANOn pin.
Figure 14-2. External Pin Connection Example
AV
REF1
V
DD
Output
10 F
0.1 F
10 F
0.1 F
AV
REF0
ANOn
AV
SS
−
+JFET input
operational amplifier
μ
μ
μ
μ
(7) Because the D/A converter stops operation in the STOP mode, the ANO0 and ANO1 pins go into a high-
impedance state, and the power consumption can be reduced.
In the IDLE1, IDLE2, or subclock operation mode, however, the operation continues. To lower the power
consumption, therefore, clear the DA0M.DA0CEn bit to 0.
User’s Manual U16541EJ5V1UD
504
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
15.1 Mode Switching of UARTA and Other Serial Interfaces
15.1.1 CSIB4 and UARTA0 mode switching
In the V850ES/SG2 and V850ES/SG2-H, CSIB4 and UARTA0 are alternate functions of the same pin and therefore
cannot be used simultaneously. Set UARTA0 in advance, using the PMC3 and PFC3 registers, before use.
Caution The transmit/receive operation of CSIB4 and UARTA0 is not guaranteed if these functions are
switched during transmission or reception. Be sure to disable the one that is not used.
Figure 15-1. CSIB4 and UARTA0 Mode Switch Settings
PMC3
After reset: 0000H R/W Address: FFFFF446H, FFFFF447H
PMC37 PMC36 PMC35 PMC34 PMC33 PMC32 PMC31 PMC30
0 0 0 0 0 0 PMC39 PMC38
89101112131415
PFC3
After reset: 0000H R/W Address: FFFFF466H, FFFFF467H
0 0 0 0 0 0 PFC39 PFC38
PFC37 PFC36 PFC35 PFC34 PFC33 PFC32 PFC31 PFC30
89101112131415
PFCE3L
After reset: 00H R/W Address: FFFFF706H
0 0 0 0 0 PFCE32 0 0
Port I/O mode
ASCKA0 mode
SCKB4 mode
Port I/O mode
UARTA0 mode
CSIB4 mode
PMC32
0
1
1
PMC3n
0
1
1
Operation mode
Operation mode
PFCE32
×
0
0
PFC32
×
0
1
PFC3n
×
0
1
Remarks 1. n = 0, 1
2. × = don’t care
<R>
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 505
15.1.2 UARTA2 and I2C00 mode switching
In the I2C bus versions (Y products) of the V850ES/SG2 and V850ES/SG2-H, UARTA2 and I2C00 are alternate
functions of the same pin and therefore cannot be used simultaneously. Set UARTA2 in advance, using the PMC3 and
PFC3 registers, before use.
Caution The transmit/receive operation of UARTA2 and I2C00 is not guaranteed if these functions are
switched during transmission or reception. Be sure to disable the one that is not used.
Figure 15-2. UARTA2 and I2C00 Mode Switch Settings
PMC3
After reset: 0000H R/W Address: FFFFF446H, FFFFF447H
PMC37 PMC36 PMC35 PMC34 PMC33 PMC32 PMC31 PMC30
0 0 0 0 0 0 PMC39 PMC38
89101112131415
PFC3
After reset: 0000H R/W Address: FFFFF466H, FFFFF467H
0 0 0 0 0 0 PFC39 PFC38
PFC37 PFC36 PFC35 PFC34 PFC33 PFC32 PFC31 PFC30
89101112131415
Port I/O mode
UARTA2 mode
I2C00 mode
PMC3n
0
1
1
Operation mode
PFC3n
×
0
1
Remarks 1. n = 8, 9
2. × = don’t care
<R>
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD
506
15.1.3 UARTA1 and I2C02 mode switching
In the I2C bus versions (Y products) of the V850ES/SG2 and V850ES/SG2-H, UARTA1 and I2C02 are alternate
functions of the same pin and therefore cannot be used simultaneously. Set UARTA1 in advance, using the PMC9,
PFC9, and PMCE9 registers, before use.
Caution The transmit/receive operation of UARTA1 and I2C02 is not guaranteed if these functions are
switched during transmission or reception. Be sure to disable the one that is not used.
Figure 15-3. UARTA1 and I2C02 Mode Switch Settings
PMC9
After reset: 0000H R/W Address: FFFFF452H, FFFFF453H
PMC97 PMC96 PMC95 PMC94 PMC93 PMC92 PMC91 PMC90
PMC915 PMC914 PMC913 PMC912 PMC911 PMC910 PMC99 PMC98
89101112131415
PFC9
After reset: 0000H R/W Address: FFFFF472H, FFFFF473H
PFC915 PFC914 PFC913 PFC912 PFC911 PFC910 PFC99 PFC98
PFC97 PFC96 PFC95 PFC94 PFC93 PFC92 PFC91 PFC90
89101112131415
PFCE915 PFCE914 0 0 0 0 0 0
PFCE97 PFCE96 PFCE95 PFCE94 PFCE93 PFCE92 PFCE91 PFCE90
89101112131415
PFCE9
After reset: 0000H R/W Address: FFFFF712H, FFFFF713H
UARTA1 mode
I
2
C02 mode
PMC9n
1
1
Operation mode
PFCE9n
1
1
PFC9n
0
1
Remark n = 0, 1
<R>
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 507
15.2 Features
{ Transfer rate: 300 bps to 312.5 kbps
(V850ES/SG2: using internal system clock of 20 MHz,
V850ES/SG2-H: using internal system clock of 32 MHz, and dedicated baud rate generator)
{ Full-duplex communication: Internal UARTAn receive data register (UAnRX)
Internal UARTAn transmit data register (UAnTX)
{ 2-pin configuration: TXDAn: Transmit data output pin
RXDAn: Receive data input pin
{ Reception error output function
• Parity error
• Framing error
• Overrun error
{ Interrupt sources: 2
• Reception completion interrupt (INTUAnR): This interrupt occurs upon transfer of receive data from the
receive shift register to the UAnRX register after serial transfer
completion, in the reception enabled status.
• Transmission enable interrupt (INTUAnT): This interrupt occurs upon transfer of transmit data from the
UAnTX register to the transmit shift register in the transmission
enabled status.
{ Character length: 7, 8 bits
{ Parity function: Odd, even, 0, none
{ Transmission stop bit: 1, 2 bits
{ On-chip dedicated baud rate generator
{ MSB-/LSB-first transfer selectable
{ Transmit/receive data inverted input/output possible
{ SBF (Sync Break Field) transmission/reception in the LIN (Local Interconnect Network) communication format
• 13 to 20 bits selectable for the SBF transmission
• Recognition of 11 bits or more possible for SBF reception
• SBF reception flag provided
Remark n = 0 to 2
<R>
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD
508
15.3 Configuration
The block diagram of the UARTAn is shown below.
Figure 15-4. Block Diagram of Asynchronous Serial Interface An
Internal bus
Internal bus
UAnOPT0
UAnCTL0 UAnSTR
UAnCTL1
UAnCTL2
Receive
shift register
UAnRX
Filter
Selector
UAnTX
Transmit
shift register
Transmission
controller
Reception
controller
Selector
Baud rate
generator
Baud rate
generator
INTUAnR
INTUAnT
TXDAn
RXDAn
fXX to fXX/210
ASCKA0Note
Reception unit Transmission
unit
Clock
selector
Note UARTA0 only
Remarks 1. n = 0 to 2
2. For the configuration of the baud rate generator, see Figure 15-16.
UARTAn consists of the following hardware units.
Table 15-1. Configuration of UARTAn
Item Configuration
Registers UARTAn control register 0 (UAnCTL0)
UARTAn control register 1 (UAnCTL1)
UARTAn control register 2 (UAnCTL2)
UARTAn option control register 0 (UAnOPT0)
UARTAn status register (UAnSTR)
UARTAn receive shift register
UARTAn receive data register (UAnRX)
UARTAn transmit shift register
UARTAn transmit data register (UAnTX)
<R>
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 509
(1) UARTAn control register 0 (UAnCTL0)
The UAnCTL0 register is an 8-bit register used to specify the UARTAn operation.
(2) UARTAn control register 1 (UAnCTL1)
The UAnCTL1 register is an 8-bit register used to select the input clock for the UARTAn.
(3) UARTAn control register 2 (UAnCTL2)
The UAnCTL2 register is an 8-bit register used to control the baud rate for the UARTAn.
(4) UARTAn option control register 0 (UAnOPT0)
The UAnOPT0 register is an 8-bit register used to control serial transfer for the UARTAn.
(5) UARTAn status register (UAnSTR)
The UAnSTRn register consists of flags indicating the error contents when a reception error occurs. Each one
of the reception error flags is set (to 1) upon occurrence of a reception error.
(6) UARTAn receive shift register
This is a shift register used to convert the serial data input to the RXDAn pin into parallel data. Upon reception
of 1 byte of data and detection of the stop bit, the receive data is transferred to the UAnRX register.
This register cannot be manipulated directly.
(7) UARTAn receive data register (UAnRX)
The UAnRX register is an 8-bit register that holds receive data. When 7 characters are received, 0 is stored in
the highest bit (when data is received LSB first).
In the reception enabled status, receive data is transferred from the UARTAn receive shift register to the
UAnRX register in synchronization with the completion of shift-in processing of 1 frame.
Transfer to the UAnRX register also causes the reception completion interrupt request signal (INTUAnR) to be
output.
(8) UARTAn transmit shift register
The transmit shift register is a shift register used to convert the parallel data transferred from the UAnTX
register into serial data.
When 1 byte of data is transferred from the UAnTX register, the shift register data is output from the TXDAn pin.
This register cannot be manipulated directly.
(9) UARTAn transmit data register (UAnTX)
The UAnTX register is an 8-bit transmit data buffer. Transmission starts when transmit data is written to the
UAnTX register. When data can be written to the UAnTX register (when data of one frame is transferred from
the UAnTX register to the UARTAn transmit shift register), the transmission enable interrupt request signal
(INTUAnT) is generated.
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD
510
15.4 Registers
(1) UARTAn control register 0 (UAnCTL0)
The UAnCTL0 register is an 8-bit register that controls the UARTAn serial transfer operation.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 10H.
(1/2)
UAnPWR
Disable UARTAn operation (UARTAn reset asynchronously)
Enable UARTAn operation
UAnPWR
0
1
UARTAn operation control
UAnCTL0
(n = 0 to 2)
UAnTXE UAnRXE UAnDIR UAnPS1 UAnPS0 UAnCL UAnSL
<6> <5> <4> 3 2 1
After reset: 10H R/W Address: UA0CTL0 FFFFFA00H, UA1CTL0 FFFFFA10H,
UA2CTL0 FFFFFA20H
The UARTAn operation is controlled by the UAnPWR bit. The TXDAn pin output
is fixed to high level by clearing the UAnPWR bit to 0 (fixed to low level if
UAnOPT0.UAnTDL bit = 1).
Disable transmission operation
Enable transmission operation
UAnTXE
0
1
Transmission operation enable
<7> 0
•To start transmission, set the UAnPWR bit to 1 and then set the UAnTXE bit to 1.
•To initialize the transmission unit, clear the UAnTXE bit to 0, wait for two cycles of
the base clock (f
UCLK
), and then set the UAnTXE bit to 1 again. Otherwise,
initialization may not be executed (for the base clock, see 15.7 (1) (a)
Base clock).
• When the operation is enabled (UAnPWR bit = 1), the transmission operation is
enabled after two or more cycles of the base clock (f
UCLK
) have elapsed since
UAnTXE = 1.
• When the UAnPWR bit is cleared to 0, the status of the internal circuit becomes
the same status as UAnTXE bit = 0 by the UAnPWR bit even if the UAnTXE bit is
1. The transmission operation is enabled when the UAnPWR bit is set to 1 again.
<R>
<R>
<R>
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 511
(2/2)
7 bits
8 bits
UAnCLNote
0
1
Specification of data character length of 1 frame of transmit/receive data
1 bit
2 bits
UAnSLNote
0
1
Specification of length of stop bit for transmit data
Only the first bit of the receive data stop bits is checked, regardless of the value of
the UAnSL bit.
•
If “Reception with 0 parity” is selected during reception, a parity check is not
performed.
Therefore, the UAnSTR.UAnPE bit is not set.
• When transmission and reception are performed in the LIN format, clear the
UAnPS1 and UAnPS0 bits to 00.
No parity output
0 parity output
Odd parity output
Even parity output
Reception with no parity
Reception with 0 parity
Odd parity check
Even parity check
UAnPS1
Note
0
0
1
1
Parity selection during transmission
Parity selection during reception
UAnPS0
Note
0
1
0
1
MSB-first transfer
LSB-first transfer
UAnDIR
Note
0
1
Transfer direction selection
Disable reception operation
Enable reception operation
UAnRXE
0
1
Reception operation enable
• To start reception, set the UAnPWR bit to 1 and then set the UAnRXE bit to 1.
• To initialize the reception unit, clear the UAnRXE bit to 0, wait for two cycles of
the base clock, and then set the UAnRXE bit to 1 again. Otherwise, initialization
may not be executed (for the base clock, see 15.7 (1) (a) Base clock).
• When the operation is enabled (UAnPWR bit = 1), the reception operation is
enabled after two or more cycles of the base clock (fUCLK) have elapsed since
UAnRXE = 1. If the start bit is received before the reception operation is enabled,
the start bit is ignored.
• When the UAnPWR bit is cleared to 0, the status of the internal circuit becomes the
same status as UAnRXE bit = 0 by the UAnPWR bit even if the UAnRXE bit is 1.
The reception operation is enabled when the UAnPWR bit is set to 1 again.
Note This register can be rewritten only when the UAnPWR bit = 0 or the UAnTXE bit = UAnRXE bit = 0.
However, setting any or all of the UAnPWR, UAnTXE, and UAnRXE bits to 1 at the same time is
possible.
Remark For details of parity, see 15.6.9 Parity types and operations.
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD
512
(2) UARTAn control register 1 (UAnCTL1)
For details, see 15.7 (2) UARTAn control register 1 (UAnCTL1).
(3) UARTAn control register 2 (UAnCTL2)
For details, see 15.7 (3) UARTAn control register 2 (UAnCTL2).
(4) UARTAn option control register 0 (UAnOPT0)
The UAnOPT0 register is an 8-bit register that controls the serial transfer operation of the UARTAn register.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 14H.
Caution Do not set the UAnSRT and UAnSTT bits (to 1) during SBF reception (UAnSRF bit = 1).
(1/2)
UAnSRF
When the UAnCTL0.UAnPWR bit = UAnCTL0.UAnRXE bit = 0 are set.
Also upon normal end of SBF reception.
During SBF reception
UAnSRF
0
1
SBF reception flag
UAnOPT0
(n = 0 to 2)
UAnSRT UAnSTT UAnSLS2 UAnSLS1 UAnSLS0 UAnTDL UAnRDL
654321
After reset: 14H R/W Address: UA0OPT0 FFFFFA03H, UA1OPT0 FFFFFA13H,
UA2OPT0 FFFFFA23H
SBF reception trigger
UAnSRT
0
1
SBF reception trigger
• SBF (Sync Brake Field) reception is judged during LIN communication.
• The UAnSRF bit is held at 1 when an SBF reception error occurs, and then SBF
reception is started again.
• This is the SBF reception trigger bit during LIN communication, and when read,
“0” is always read. For SBF reception, set the UAnSRT bit (to 1) to enable SBF
reception.
• Set the UAnSRT bit after setting both the UAnPWR bit and UAnRXE bit to 1.
• Set the UAnSRT bit (to 1) during a period of 1 bit after the reception end interrupt
request signal (INTUAnR) has been generated. (If this bit is set (to 1) during
reception operation, the UAnSRF bit is cleared when reception of the current data
is completed, even if SBF is not received.)
• Writing 0 to the UAnSRT bit is valid. If 0 is written to the UAnSRT bit before SBF
reception is started, therefore, SBF is not received but normal UART reception is
executed.
If 0 is written to the UAnOPT0 register during SBF reception, data that has already
been received is received as SBF. If the data being received is not SBF, however,
the following data operate as the receive data of UART, starting from the next
receive data.
The UAnSRF bit is cleared when 0 is written to the UAnSRT bit.
<7> 0
−
<R>
<R>
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 513
(2/2)
UAnSLS2
1
1
1
0
0
0
0
1
UAnSLS1
0
1
1
0
0
1
1
0
UAnSLS0
1
0
1
0
1
0
1
0
13-bit output (reset value)
14-bit output
15-bit output
16-bit output
17-bit output
18-bit output
19-bit output
20-bit output
SBF transmit length selection
• The output level of the TXDAn pin can be inverted using the UAnTDL bit.
• This register can be set when the UAnPWR bit = 0 or when the UAnTXE bit = 0.
This register can be set when the UAnPWR bit = 0 or when the UAnTXE bit = 0.
Normal output of transfer data
Inverted output of transfer data
UAnTDL
0
1
Transmit data level bit
• The input level of the RXDAn pin can be inverted using the UAnRDL bit.
• This register can be set when the UAnPWR bit = 0 or the UAnRXE bit = 0.
•
When the UAnRDL bit is set to 1 (inverted input of receive data), reception must be
enabled (UAnCTL0.UAnRXE bit = 1) after setting the data reception pin to the UART
reception pin (RXDAn) when reception is started. When the pin mode is changed after
reception is enabled, the start bit will be mistakenly detected if the pin level is high.
Normal input of transfer data
Inverted input of transfer data
UAnRDL
0
1
Receive data level bit
• This is the SBF transmission trigger bit during LIN communication, and when read,
“0” is always read.
• Set the UAnSTT bit after setting the UAnPWR bit = UAnTXE bit = 1.
• Writing 0 to the UAnSTT bit is valid. If 0 is written to this bit after 1 has been written
to it and before it is sampled with the base clock, SBF transmission is therefore
not executed. If 0 is written to the UAnSTT bit during SBF transmission, the
UAnSTR.UAnTSF bit is cleared to 0 even though SBF transmission is executed.
SBF transmission trigger
UAnSTT
0
1
SBF transmission trigger
−
<R>
<R>
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD
514
(5) UARTAn status register (UAnSTR)
The UAnSTR register is an 8-bit register that displays the UARTAn transfer status and reception error contents.
This register can be read or written in 8-bit or 1-bit units, but the UAnTSF bit is a read-only bit, while the
UAnPE, UAnFE, and UAnOVE bits can both be read and written. However, these bits can only be cleared by
writing 0; they cannot be set by writing 1 (even if 1 is written to them, the value is retained).
The initialization conditions are shown below.
Register/Bit Initialization Conditions
UAnSTR register • Reset
• UAnCTL0.UAnPWR = 0
UAnTSF bit • UAnCTL0.UAnTXE = 0
UAnPE, UAnFE, UAnOVE bits • 0 write
• UAnCTL0.UAnRXE = 0
Caution Be sure to read the error flags of the UAnPE, UAnFE, and UAnOVE bits to check the flag
status, and then clear the flags by writing “0” to them.
<R>
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 515
UAnTSF
• When the UAnPWR bit = 0 or the UAnTXE bit = 0 has been set.
• When, following transfer completion, there was no next data transfer
from UAnTX register
Write to UAnTX register
UAnTSF
0
1
Transfer status flag
UAnSTR
(n = 0 to 2)
0 0 0 0 UAnPE UAnFE UAnOVE
6 5 4 3 <2> <1>
After reset: 00H R/W Address: UA0STR FFFFFA04H, UA1STR FFFFFA14H,
UA2STR FFFFFA24H
The UAnTSF bit is always 1 when performing continuous transmission. When
initializing the transmission unit, check that the UAnTSF bit = 0 before performing
initialization. The transmit data is not guaranteed when initialization is performed
while the UAnTSF bit = 1.
• When the UAnPWR bit = 0 or the UAnRXE bit = 0 has been set.
• When 0 has been written
When parity of data and parity bit do not match during reception.
UAnPE
0
1
Parity error flag
• The operation of the UAnPE bit is controlled by the settings of the
UAnCTL0.UAnPS1 and UAnCTL0.UAnPS0 bits.
•
The UAnPE bit can be read and written, but it can only be cleared by writing 0 to it, and
it cannot be set by writing 1 to it. When 1 is written to this bit, the value is retained.
• When the UAnPWR bit = 0 or the UAnRXE bit = 0 has been set
• When 0 has been written
When no stop bit is detected during reception
UAnFE
0
1
Framing error flag
• Only the first bit of the receive data stop bits is checked, regardless of the value
of the UAnCTL0.UAnSL bit.
• The UAnFE bit can be both read and written, but it can only be cleared by
writing 0 to it, and it cannot be set by writing 1 to it. When 1 is written to this bit,
the value is retained
.
• When the UAnPWR bit = 0 or the UAnRXE bit = 0 has been set.
• When 0 has been written
When receive data has been set to the UAnRX register and the next
receive operation is completed before that receive data has been read
UAnOVE
0
1
Overrun error flag
• When an overrun error occurs, the data is discarded without the next receive data
being written to the UAnRX register.
• The UAnOVE bit can be both read and written, but it can only be cleared by writing
0 to it. When 1 is written to this bit,
the value is retained
.
<7> <0>
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD
516
(6) UARTAn receive data register (UAnRX)
The UAnRX register is an 8-bit buffer register that stores parallel data converted by the receive shift register.
The data stored in the receive shift register is transferred to the UAnRX register upon completion of reception
of 1 byte of data. The reception end interrupt request signal (INTUAnR) is generated in this timing.
During LSB-first reception when the data length has been specified as 7 bits, the receive data is transferred to
bits 6 to 0 of the UAnRX register and the MSB always becomes 0. During MSB-first reception, the receive data
is transferred to bits 7 to 1 of the UAnRX register and the LSB always becomes 0.
When an overrun error occurs (UAnSTR.UAnOVE bit = 1), the receive data at this time is not transferred to the
UAnRX register and is discarded.
This register is read-only, in 8-bit units.
In addition to reset input, the UAnRX register can be set to FFH by clearing the UAnCTL0.UAnPWR bit to 0.
UAnRX
(n = 0 to 2)
654321
After reset: FFH R Address: UA0RX FFFFFA06H, UA1RX FFFFFA16H,
UA2RX FFFFFA26H
7 0
(7) UARTAn transmit data register (UAnTX)
The UAnTX register is an 8-bit register used to set transmit data.
Transmission starts when transmit data is written to the UAnTX register in the transmission enabled status
(UAnCTL0.UAnTXE bit = 1). When the data of the UAnTX register has been transferred to the transmit shift
register, the transmission enable interrupt request signal (INTUAnT) is generated.
This register can be read or written in 8-bit units.
Reset sets this register to FFH.
UAnTX
(n = 0 to 2)
654321
After reset: FFH R/W Address: UA0TX FFFFFA07H, UA1TX FFFFFA17H,
UA2TX FFFFFA27H
7 0
<R>
<R>
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 517
15.5 Interrupt Request Signals
The following two interrupt request signals are generated from UARTAn.
• Reception completion interrupt request signal (INTUAnR)
• Transmission enable interrupt request signal (INTUAnT)
The default priority for these two interrupt request signals is reception completion interrupt request signal then
transmission enable interrupt request signal.
Table 15-2. Interrupts and Their Default Priorities
Interrupt Priority
Reception complete High
Transmission enable Low
(1) Reception completion interrupt request signal (INTUAnR)
A reception completion interrupt request signal is output when data is shifted into the receive shift register and
transferred to the UAnRX register in the reception enabled status.
When a reception completion interrupt request signal is received and the data is read, read the UAnSTR
register and check that the reception result is not an error.
No reception completion interrupt request signal is generated in the reception disabled status.
(2) Transmission enable interrupt request signal (INTUAnT)
If transmit data is transferred from the UAnTX register to the UARTAn transmit shift register with transmission
enabled, the transmission enable interrupt request signal is generated.
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD
518
15.6 Operation
15.6.1 Data format
Full-duplex serial data reception and transmission is performed.
As shown in Figure 15-5, one data frame of transmit/receive data consists of a start bit, character bits, parity bit,
and stop bit(s).
Specification of the character bit length within 1 data frame, parity selection, specification of the stop bit length, and
specification of MSB/LSB-first transfer are performed using the UAnCTL0 register.
Moreover, control of UART output/inverted output for the TXDAn bit is performed using the UAnOPT0.UAnTDL bit.
• Start bit..................1 bit
• Character bits........7 bits/8 bits
• Parity bit ................Even parity/odd parity/0 parity/no parity
• Stop bit ..................1 bit/2 bits
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 519
Figure 15-5. UARTA Transmit/Receive Data Format
(a) 8-bit data length, LSB first, even parity, 1 stop bit, transfer data: 55H
1 data frame
Start
bit D0 D1 D2 D3 D4 D5 D6 D7 Parity
bit
Stop
bit
(b) 8-bit data length, MSB first, even parity, 1 stop bit, transfer data: 55H
1 data frame
Start
bit D7 D6 D5 D4 D3 D2 D1 D0 Parity
bit
Stop
bit
(c) 8-bit data length, MSB first, even parity, 1 stop bit, transfer data: 55H, TXDAn inversion
1 data frame
Start
bit D7 D6 D5 D4 D3 D2 D1 D0 Parity
bit
Stop
bit
(d) 7-bit data length, LSB first, odd parity, 2 stop bits, transfer data: 36H
1 data frame
Start
bit D0 D1 D2 D3 D4 D5 D6 Parity
bit
Stop
bit
Stop
bit
(e) 8-bit data length, LSB first, no parity, 1 stop bit, transfer data: 87H
1 data frame
Start
bit D0 D1 D2 D3 D4 D5 D6 D7 Stop
bit
<R>
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD
520
15.6.2 SBF transmission/reception format
The V850ES/SG2 and V850ES/SG2-H have an SBF (Sync Break Field) transmission/reception control function to
enable use of the LIN function.
Remark LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication
protocol intended to aid the cost reduction of an automotive network.
LIN communication is single-master communication, and up to 15 slaves can be connected to one
master.
The LIN slaves are used to control the switches, actuators, and sensors, and these are connected to the
LIN master via the LIN network.
Normally, the LIN master is connected to a network such as CAN (Controller Area Network).
In addition, the LIN bus uses a single-wire method and is connected to the nodes via a transceiver that
complies with ISO9141.
In the LIN protocol, the master transmits a frame with baud rate information and the slave receives it and
corrects the baud rate error. Therefore, communication is possible when the baud rate error in the slave
is ±15% or less.
Figures 15-6 and 15-7 outline the transmission and reception manipulations of LIN.
Figure 15-6. LIN Transmission Manipulation Outline
LIN
bus
Wake-up
signal
frame
Sync break
field
Sync
field
Identifier
field
DATA
field
DATA
field
Check
SUM
field
INTUAnT
interrupt
TXDAn (output)
Note 3
8 bits Note 1
Note 2
13 bits
SBF transmission
Note 4
55H
transmission
Data
transmission
Data
transmission
Data
transmission
Data
transmission
Notes 1. The interval between each field is controlled by software.
2. SBF output is performed by hardware. The output width is the bit length set by the
UAnOPT0.UAnSBL2 to UAnOPT0.UAnSBL0 bits. If even finer output width adjustments are
required, such adjustments can be performed using the UAnCTLn.UAnBRS7 to UAnCTLn.UAnBRS0
bits.
3. 80H transfer in the 8-bit mode is substituted for the wakeup signal frame.
4. A transmission enable interrupt request signal (INTUAnT) is output at the start of each transmission.
The INTUAnT signal is also output at the start of each SBF transmission.
<R>
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 521
Figure 15-7. LIN Reception Manipulation Outline
Reception interrupt (INTUAnR)
Edge detection
Capture timer Disable
Disable
Enable
RXDAn (input) Enable
Note 2
13 bits
SBF
reception
Note 3
Note 4
Note 1
SF reception ID reception
Data
transmission
Data
transmission
Note 5
Data transmission
LIN
bus
Wake-up
signal
frame
Sync break
field
Sync
field
Identifier
field
DATA
field
DATA
field
Check
SUM
field
Notes 1. The wakeup signal is sent by the pin edge detector, UARTAn is enabled, and the SBF reception
mode is set.
2. The receive operation is performed until detection of the stop bit. Upon detection of SBF reception
of 11 or more bits, normal SBF reception end is judged, and an interrupt signal is output. Upon
detection of SBF reception of less than 11 bits, an SBF reception error is judged, no interrupt signal
is output, and the mode returns to the SBF reception mode.
3. If SBF reception ends normally, an interrupt request signal is output. The timer is enabled by an SBF
reception completion interrupt. Moreover, error detection for the UAnSTR.UAnOVE,
UAnSTR.UAnPE, and UAnSTR.UAnFE bits is suppressed and UART communication error detection
processing and UARTAn receive shift register and data transfer of the UAnRX register are not
performed. The UARTAn receive shift register holds the initial value, FFH.
4. The RXDAn pin is connected to TI (capture input) of the timer, the transfer rate is calculated, and the
baud rate error is calculated. The value of the UAnCTL2 register obtained by correcting the baud
rate error after dropping UARTA enable is set again, causing the status to become the reception
status.
5. Check-sum field distinctions are made by software. UARTAn is initialized following CSF reception,
and the processing for setting the SBF reception mode again is performed by software.
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD
522
15.6.3 SBF transmission
When the UAnCTL0.UAnPWR bit = UAnCTL0.UAnTXE bit = 1, the transmission enabled status is entered, and
SBF transmission is started by setting (to 1) the SBF transmission trigger (UAnOPT0.UAnSTT bit).
Thereafter, a low level the width of bits 13 to 20 specified by the UAnOPT0.UAnSLS2 to UAnOPT0.UAnSLS0 bits is
output. A transmission enable interrupt request signal (INTUAnT) is generated upon SBF transmission start.
Following the end of SBF transmission, the UAnSTT bit is automatically cleared. Thereafter, the UART transmission
mode is restored.
Transmission is suspended until the data to be transmitted next is written to the UAnTX register, or until the SBF
transmission trigger (UAnSTT bit) is set.
Figure 15-8. SBF Transmission
INTUAnT
interrupt
TXDAn 12345678910111213
Stop
bit
Setting of UAnSTT bit
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 523
15.6.4 SBF reception
The reception enabled status is achieved by setting the UAnCTL0.UAnPWR bit to 1 and then setting the
UAnCTL0.UAnRXE bit to 1.
The SBF reception wait status is set by setting the SBF reception trigger (UAnOPT0.UAnSTR bit) to 1.
In the SBF reception wait status, similarly to the UART reception wait status, the RXDAn pin is monitored and start
bit detection is performed.
Following detection of the start bit, reception is started and the internal counter counts up according to the set baud
rate.
When a stop bit is received, if the SBF width is 11 or more bits, normal processing is judged and a reception
completion interrupt request signal (INTUAnR) is output. The UAnOPT0.UAnSRF bit is automatically cleared and SBF
reception ends. Error detection for the UAnSTR.UAnOVE, UAnSTR.UAnPE, and UAnSTR.UAnFE bits is suppressed
and UART communication error detection processing is not performed. Moreover, data transfer of the UARTAn
reception shift register and UAnRX register is not performed and FFH, the initial value, is held. If the SBF width is 10
or fewer bits, reception is terminated as error processing without outputting an interrupt, and the SBF reception mode
is returned to. The UAnSRF bit is not cleared at this time.
Caution The LIN function does not assume that SBF is transmitted while data is being received.
Consequently, if SBF is transmitted while data is being received, a framing error occurs
(UAnSTR.UAnFE bit = 1).
<R>
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD
524
Figure 15-9. SBF Reception
(a) Normal SBF reception (detection of stop bit in more than 10.5 bits)
UAnSRF
RXDAn 123456
11.5
7 8 9 10 11
INTUAnR
interrupt
(b) SBF reception error (detection of stop bit in 10.5 or fewer bits)
UAnSRF
RXDAn 123456
10.5
78910
INTUAnR
interrupt
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 525
15.6.5 UART transmission
A high level is output to the TXDAn pin by setting the UAnCTL0.UAnPWR bit to 1.
Next, the transmission enabled status is set by setting the UAnCTL0.UAnTXE bit to 1, and transmission is started
by writing transmit data to the UAnTX register. The start bit, parity bit, and stop bit are automatically added.
Since the CTS (transmit enable signal) input pin is not provided in UARTAn, use a port to check that reception is
enabled at the transmit destination.
The data in the UAnTX register is transferred to the UARTAn transmit shift register upon the start of the transmit
operation.
A transmission enable interrupt request signal (INTUAnT) is generated upon completion of transmission of the data
of the UAnTX register to the UARTAn transmit shift register, and thereafter the contents of the UARTAn transmit shift
register are output to the TXDAn pin.
Write of the next transmit data to the UAnTX register is enabled after the INTUAnT signal is generated.
Figure 15-10. UART Transmission
Start
bit D0 D1 D2 D3 D4 D5 D6 D7 Parity
bit
Stop
bit
INTUAnT
TXDAn
Remark LSB first
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD
526
15.6.6 Continuous transmission procedure
UARTAn can write the next transmit data to the UAnTX register when the UARTAn transmit shift register starts the
shift operation. The transmit timing of the UARTAn transmit shift register can be judged from the transmission enable
interrupt request signal (INTUAnT).
An efficient communication rate is realized by writing the data to be transmitted next to the UAnTX register during
transfer.
Caution When initializing transmissions during the execution of continuous transmissions, make sure
that the UAnSTR.UAnTSF bit is 0, then perform the initialization. Transmit data that is initialized
when the UAnTSF bit is 1 cannot be guaranteed.
Figure 15-11. Continuous Transmission Processing Flow
Start
Register settings
UAnTX write
Yes
Yes
No
No
Occurrence of transmission
interrupt?
Required number of
writes performed?
End
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 527
Figure 15-12. Continuous Transmission Operation Timing
(a) Transmission start
Start Data (1)
Data (1)
TXDAn
UAnTX
Transmission
shift register
INTUAnT
UAnTSF
Data (2)
Data (2)
Data (1)
Data (3)
Parity Stop Start Data (2) Parity Stop Start
(b) Transmission end
Start Data (n – 1)
Data (n – 1)
Data (n – 1) Data (n) FF
Data (n)
TXDAn
UAnTX
Transmission
shift register
INTUAnT
UAnTSF
UAnPWR or UAnTXE bit
Parity StopStop Start Data (n) ParityParity Stop
<R>
<R>
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD
528
15.6.7 UART reception
The reception wait status is set by setting the UAnCTL0.UAnPWR bit to 1 and then setting the UAnCTL0.UAnRXE
bit to 1. In the reception wait status, the RXDAn pin is monitored and start bit detection is performed.
Start bit detection is performed using a two-step detection routine.
First the rising edge of the RXDAn pin is detected and sampling is started at the falling edge. The start bit is
recognized if the RXDAn pin is low level at the start bit sampling point. After a start bit has been recognized, the
receive operation starts, and serial data is saved to the UARTAn receive shift register according to the set baud rate.
When the reception completion interrupt request signal (INTUAnR) is output upon reception of the stop bit, the data
of the UARTAn receive shift register is written to the UAnRX register. However, if an overrun error occurs
(UAnSTR.UAnOVE bit = 1), the receive data at this time is not written to the UAnRX register and is discarded.
Even if a parity error (UAnSTR.UAnPE bit = 1) or a framing error (UAnSTR.UAnFE bit = 1) occurs during reception,
reception continues until the reception position of the first stop bit, and INTUAnR is output following reception
completion.
Figure 15-13. UART Reception
Start
bit D0 D1 D2 D3 D4 D5 D6 D7 Parity
bit
Stop
bit
INTUAnR
RXDAn
UAnRX
Remark V: Sampling point of start bit
Cautions 1. Be sure to read the UAnRX register even when a reception error occurs. If the UAnRX register
is not read, an overrun error occurs during reception of the next data, and reception errors
continue occurring indefinitely.
2. The operation during reception is performed assuming that there is only one stop bit. A
second stop bit is ignored.
3. When reception is completed, read the UAnRX register after the reception completion
interrupt request signal (INTUAnR) has been generated, and clear the UAnPWR or UAnRXE bit
to 0. If the UAnPWR or UAnRXE bit is cleared to 0 before the INTUAnR signal is generated,
the read value of the UAnRX register cannot be guaranteed.
4. If receive completion processing (INTUAnR signal generation) of UARTAn and the UAnPWR
bit = 0 or UAnRXE bit = 0 conflict, the INTUAnR signal may be generated in spite of these
being no data stored in the UAnRX register.
To complete reception without waiting INTUAnR signal generation, be sure to clear (0) the
interrupt request flag (UAnRIF) of the UAnRIC register, after setting (1) the interrupt mask flag
(UAnRMK) of the interrupt control register (UAnRIC) and then set (1) the UAnPWR bit = 0 or
UAnRXE bit = 0.
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 529
15.6.8 Reception errors
Errors during a receive operation are of three types: parity errors, framing errors, and overrun errors. Data
reception result error flags are set in the UAnSTR register and a reception completion interrupt request signal
(INTUAnR) is output when an error occurs.
It is possible to ascertain which error occurred during reception by reading the contents of the UAnSTR register.
Clear the reception error flag by writing 0 to it after reading it.
• Receive data read flow
START
No
INTUAnR signal
generated?
Error occurs?
END
Yes
No
Yes
Error processing
Read UAnRX register
Read UAnSTR register
Caution When an INTUAnR signal is generated, the UAnSTR register must be read to check for errors.
• Reception error causes
Error Flag Reception Error Cause
UAnPE Parity error Received parity bit does not match the setting
UAnFE Framing error Stop bit not detected
UAnOVE Overrun error Reception of next data completed before data was read from UAnRX register
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD
530
When reception errors occur, perform the following procedures depending upon the kind of error.
• Parity error
If false data is received due to problems such as noise in the reception line, discard the received data and
retransmit.
• Framing error
A baud rate error may have occurred between the reception side and transmission side or the start bit may have
been erroneously detected. Since this is a fatal error for the communication format, check the operation stop in
the transmission side, perform initialization processing each other, and then start the communication again.
• Overrun error
Since the next reception is completed before reading receive data, 1 frame of data is discarded. If this data was
needed, do a retransmission.
Caution If a receive error interrupt occurs during continuous reception, read the contents of the
UAnSTR register must be read before the next reception is completed, then perform error
processing.
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 531
15.6.9 Parity types and operations
Caution When using the LIN function, fix the UAnPS1 and UAnPS0 bits of the UAnCTL0 register to 00.
The parity bit is used to detect bit errors in the communication data. Normally the same parity bit is used on the
transmission side and the reception side.
In the case of even parity and odd parity, it is possible to detect odd-count bit errors. In the case of 0 parity and no
parity, errors cannot be detected.
(a) Even parity
(i) During transmission
The number of bits whose value is “1” among the transmit data, including the parity bit, is controlled so as
to be an even number. The parity bit values are as follows.
• Odd number of bits whose value is “1” among transmit data: 1
• Even number of bits whose value is “1” among transmit data: 0
(ii) During reception
The number of bits whose value is “1” among the reception data, including the parity bit, is counted, and if
it is an odd number, a parity error is output.
(b) Odd parity
(i) During transmission
Opposite to even parity, the number of bits whose value is “1” among the transmit data, including the parity
bit, is controlled so that it is an odd number. The parity bit values are as follows.
• Odd number of bits whose value is “1” among transmit data: 0
• Even number of bits whose value is “1” among transmit data: 1
(ii) During reception
The number of bits whose value is “1” among the receive data, including the parity bit, is counted, and if it
is an even number, a parity error is output.
(c) 0 parity
During transmission, the parity bit is always made 0, regardless of the transmit data.
During reception, parity bit check is not performed. Therefore, no parity error occurs, regardless of whether the
parity bit is 0 or 1.
(d) No parity
No parity bit is added to the transmit data.
Reception is performed assuming that there is no parity bit. No parity error occurs since there is no parity bit.
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD
532
15.6.10 Receive data noise filter
This filter samples the RXDAn pin using the base clock (fUCLK) of the prescaler output.
When the same sampling value is read twice, the match detector output changes and the RXDAn signal is sampled
as the input data. Therefore, data not exceeding 2 clock width is judged to be noise and is not delivered to the internal
circuit (see Figure 15-15). See 15.7 (1) (a) Base clock regarding the base clock.
Moreover, since the circuit is as shown in Figure 15-14, the processing that goes on within the receive operation is
delayed by 3 clocks in relation to the external signal status.
Figure 15-14. Noise Filter Circuit
Match
detector
In
Base clock (f
UCLK
)
RXDAn QIn
LD_EN
Q Internal signal C
Internal signal B
In Q Internal signal A
Figure 15-15. Timing of RXDAn Signal Judged as Noise
Internal signal B
Base clock
(f
UCLK
)
RXDAn (input)
Internal signal C
Mismatch
(judged as noise)
Internal signal A
Mismatch
(judged as noise)
Match Match
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 533
15.7 Dedicated Baud Rate Generator
The dedicated baud rate generator consists of a source clock selector block and an 8-bit programmable counter,
and generates a serial clock during transmission and reception with UARTAn. Regarding the serial clock, a dedicated
baud rate generator output can be selected for each channel.
There is an 8-bit counter for transmission and another one for reception.
(1) Baud rate generator configuration
Figure 15-16. Configuration of Baud Rate Generator
fUCLK
Selector
UAnPWR
8-bit counter
Match detector Baud rate
UAnCTL2:
UAnBRS7 to UAnBRS0
1/2
UAnPWR, UAnTXEn bus (or UAnRXE bit)
UAnCTL1:
UAnCKS3 to UAnCKS0
fXX
fXX/2
fXX/4
fXX/8
fXX/16
fXX/32
fXX/64
fXX/128
fXX/256
fXX/512
fXX/1024
ASCKA0Note
Output
clock
Note Only UARTA0 is valid; setting UARTA1 and UARTA2 is prohibited.
Caution UARTAn cannot be used if the CPU clock (fCPU) is slower than fUCLK.
Remarks 1. n = 0 to 2
2. f
XX: Main clock frequency
f
UCLK: Base clock frequency
(a) Base clock
When the UAnCTL0.UAnPWR bit is 1, the clock selected by the UAnCTL1.UAnCKS3 to
UAnCTL1.UAnCKS0 bits is supplied to the 8-bit counter. This clock is called the base clock (fUCLK). The
base clock fUCLK is fixed to the low level when the UAnPWR bit is 0.
(b) Serial clock generation
A serial clock can be generated by setting the UAnCTL1 register and the UAnCTL2 register (n = 0 to 2).
The base clock (fUCLK) is selected by UAnCTL1.UAnCKS3 to UAnCTL1.UAnCKS0 bits.
The frequency division value for the 8-bit counter can be set using the UAnCTL2.UAnBRS7 to
UAnCTL2.UAnBRS0 bits.
<R>
<R>
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD
534
(2) UARTAn control register 1 (UAnCTL1)
The UAnCTL1 register is an 8-bit register that selects the UARTAn base clock.
This register can be read or written in 8-bit units.
Reset sets this register to 00H.
Caution Clear the UAnCTL0.UAnPWR bit to 0 before rewriting the UAnCTL1 register.
0UAnCTL1
(n = 0 to 2)
0 0 0 UAnCKS3 UAnCKS2 UAnCKS1 UAnCKS0
654321
After reset: 00H R/W Address: UA0CTL1 FFFFFA01H, UA1CTL1 FFFFFA11H,
UA2CTL1 FFFFFA21H
7 0
f
XX
f
XX
/2
f
XX
/4
f
XX
/8
f
XX
/16
f
XX
/32
f
XX
/64
f
XX
/128
f
XX
/256
f
XX
/512
f
XX
/1,024
External clock
Note
(ASCKA0 pin)
Setting prohibited
UAnCKS2
0
0
0
0
1
1
1
1
0
0
0
0
UAnCKS3
0
0
0
0
0
0
0
0
1
1
1
1
Base clock (f
UCLK
) selectionUAnCKS1
0
0
1
1
0
0
1
1
0
0
1
1
UAnCKS0
0
1
0
1
0
1
0
1
0
1
0
1
Other than above
Note Only UARTA0 is valid; setting UARTA1 and UARTA2 is prohibited.
Remark f
XX: Main clock frequency
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 535
(3) UARTAn control register 2 (UAnCTL2)
The UAnCTL2 register is an 8-bit register that selects the baud rate (serial transfer speed) clock of UARTAn.
This register can be read or written in 8-bit units.
Reset sets this register to FFH.
Caution Clear the UAnCTL0.UAnPWR bit to 0 or clear the UAnTXE and UAnRXE bits to 00 before
rewriting the UAnCTL2 register.
UAnBRS7UAnCTL2
(n = 0 to 2)
UAnBRS6 UAnBRS5UAnBRS4 UAnBRS3UAnBRS2 UAnBRS1 UAnBRS0
654321
After reset FFH R/W Address: UA0CTL2 FFFFFA02H, UA1CTL2 FFFFFA12H,
UA2CTL2 FFFFFA22H
7 0
UAn
BRS7
0
0
0
0
:
1
1
1
1
UAn
BRS6
0
0
0
0
:
1
1
1
1
UAn
BRS5
0
0
0
0
:
1
1
1
1
UAn
BRS4
0
0
0
0
:
1
1
1
1
UAn
BRS3
0
0
0
0
:
1
1
1
1
UAn
BRS2
0
1
1
1
:
1
1
1
1
UAn
BRS1
×
0
0
1
:
0
0
1
1
UAn
BRS0
×
0
1
0
:
0
1
0
1
Default
(k)
×
4
5
6
:
252
253
254
255
Serial
clock
f
UCLK
/4
f
UCLK
/5
f
UCLK
/6
:
f
UCLK
/252
f
UCLK
/253
f
UCLK
/254
f
UCLK
/255
Setting
prohibited
Remark f
UCLK: Frequency of base clock frequency selected by the UAnCTL1.UAnCKS3 to
UAnCTL1.UAnCKS0 bits
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD
536
(4) Baud rate
The baud rate is obtained by the following equation.
Baud rate = [bps]
When using the internal clock, the equation will be as follows (when using the ASCKA0 pin as clock at
UARTA0, calculate using the above equation).
Baud rate = [bps]
Remark f
UCLK = Frequency of base clock selected by the UAnCTL1.UAnCKS3 to UAnCTL1.UAnCKS0 bits
fXX: Main clock frequency
m = Value set using the UAnCTL1.UAnCKS3 to UAnCTL1.UAnCKS0 bits (m = 0 to 10)
k = Value set using the UAnCTL2.UAnBRS7 to UAnCTL2.UAnBRS0 bits (k = 4 to 255)
The baud rate error is obtained by the following equation.
Error (%) = − 1 × 100 [%]
= − 1 × 100 [%]
When using the internal clock, the equation will be as follows (when using the ASCKA0 pin as clock at
UARTA0, calculate the baud rate error using the above equation).
Error (%) = − 1 × 100 [%]
Cautions 1. The baud rate error during transmission must be within the error tolerance on the
receiving side.
2. The baud rate error during reception must satisfy the range indicated in (5) Allowable
baud rate range during reception.
fUCLK
2 × k
Actual baud rate (baud rate with error)
Target baud rate (correct baud rate)
fXX
2m+1 × k
fUCLK
2 × k × Target baud rate
fXX
2m+1 × k × Target baud rate
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 537
To set the baud rate, perform the following calculation and set the UAnCTL1 and UAnCTL2 registers (when
using internal clock).
<1> Set k = fXX/(2 × Target baud rate). Set m = 0.
<2> Set k = k/2 and m = m + 1 where k ≥ 256.
<3> Repeat <2> until k < 256.
<4> Roundup the first decimal place of k.
If k = 256 by the roundup, perform <2> again (k will become 128).
<5> Set m to the UAnCTL1 register and k to the UAnCTL2 register.
Example: When fXX = 20 MHz and target baud rate = 153,600 bps
<1> k = 20,000,000/(2 × 153,600) = 65.10…, m = 0
<2>, <3> k = 65.10… < 256, m = 0
<4> Set value of UAnCTL2 register: k = 65 = 41H, set value of UAnCTL1 register: m = 0
Actual baud rate = 20,000,000/(2 × 104)
= 153,846 [bps]
Baud rate error = {20,000,000/(2 × 65 × 153,600) − 1} × 100
= 0.160 [%]
The representative examples of baud rate settings are shown below.
Table 15-3. Baud Rate Generator Setting Data (1/2)
fXX = 32 MHzNote fXX = 20 MHz fXX = 18.874 MHz
Baud Rate
(bps) UAnCTL1 UAnCTL2 ERR (%) UAnCTL1 UAnCTL2 ERR (%) UAnCTL1 UAnCTL2 ERR (%)
300 08H D0H 0.16 08H 82H 0.16 07H F6H −0.10
600 07H D0H 0.16 07H 82H 0.16 06H F6H −0.10
1,200 06H D0H 0.16 06H 82H 0.16 05H F6H −0.10
2,400 05H D0H 0.16 05H 82H 0.16 04H F6H −0.10
4,800 04H D0H 0.16 04H 82H 0.16 03H F6H −0.10
9,600 03H D0H 0.16 03H 82H 0.16 02H F6H −0.10
19,200 02H D0H 0.16 02H 82H 0.16 01H F6H −0.10
31,250 02H 80H 0.00 01H A0H 0.00 01H 97H −0.01
38,400 01H D0H 0.16 01H 82H 0.16 00H F6H −0.10
76,800 00H D0H 0.16 00H 82H 0.16 00H 7BH −0.10
153,600 00H 68H 0.16 00H 41H 0.16 00H 3DH 0.72
312,500 00H 33H 0.39 00H 20H 0.00 00H 1EH 0.66
Note V850ES/SG2-H only
Remark f
XX: Main clock frequency
ERR: Baud rate error (%)
<R>
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD
538
Table 15-3. Baud Rate Generator Setting Data (2/2)
fXX = 16 MHz fXX = 10 MHz
Baud Rate
(bps) UAnCTL1 UAnCTL2 ERR (%) UAnCTL1 UAnCTL2 ERR (%)
300 07H D0H 0.16 07H 82H 0.16
600 06H D0H 0.16 06H 82H 0.16
1,200 05H D0H 0.16 05H 82H 0.16
2,400 04H D0H 0.16 04H 82H 0.16
4,800 03H D0H 0.16 03H 82H 0.16
9,600 02H D0H 0.16 02H 82H 0.16
19,200 01H D0H 0.16 01H 82H 0.16
31,250 01H 80H 0.00 00H A0H 0.00
38,400 00H D0H 0.16 00H 82H 0.16
76,800 00H 68H 0.16 00H 41H 0.16
153,600 00H 34H 0.16 00H 21H −1.36
312,500 00H 1AH −1.54 00H 10H 0.00
Remark fXX: Main clock frequency
ERR: Baud rate error (%)
(5) Allowable baud rate range during reception
The baud rate error range at the destination that is allowable during reception is shown below.
Caution The baud rate error during reception must be set within the allowable error range using the
following equation.
Figure 15-17. Allowable Baud Rate Range During Reception
FL
1 data frame (11 × FL)
FLmin
FLmax
UARTAn
transfer rate Start bit Bit 0 Bit 1 Bit 7 Parity bit
Minimum
allowable
transfer rate
Maximum
allowable
transfer rate
Stop bit
Start bit Bit 0 Bit 1 Bit 7 Parity bit
Latch timing
Stop bit
Start bit Bit 0 Bit 1 Bit 7 Parity bit Stop bit
Remark n = 0 to 2
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 539
As shown in Figure 15-17, the receive data latch timing is determined by the counter set using the UAnCTL2
register following start bit detection. The transmit data can be normally received if up to the last data (stop bit)
can be received in time for this latch timing.
When this is applied to 11-bit reception, the following is the theoretical result.
FL = (Brate)−1
Brate: UARTAn baud rate (n = 0 to 2)
k: Setting value of UAnCTL2.UAnBRS7 to UAnCTL2.UAnBRS0 bits (n = 0 to 2)
FL: 1-bit data length
Latch timing margin: 2 clocks
Minimum allowable transfer rate: FLmin = 11 × FL − × FL = FL
Therefore, the maximum baud rate that can be received by the destination is as follows.
BRmax = (FLmin/11)−1 = Brate
Similarly, obtaining the following maximum allowable transfer rate yields the following.
× FLmax = 11 × FL − × FL = FL
FLmax = FL × 11
Therefore, the minimum baud rate that can be received by the destination is as follows.
BRmin = (FLmax/11)−1 = Brate
Obtaining the allowable baud rate error for UARTAn and the destination from the above-described equations for
obtaining the minimum and maximum baud rate values yields the following.
k − 2
2k
21k + 2
2k
10
11
k + 2
2 × k
21k − 2
2 × k
21k − 2
20
k
22k
21k + 2
20k
21k − 2
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD
540
Table 15-4. Maximum/Minimum Allowable Baud Rate Error
Division Ratio (k) Maximum Allowable Baud Rate Error Minimum Allowable Baud Rate Error
4 +2.32% −2.43%
8 +3.52% −3.61%
20 +4.26% −4.30%
50 +4.56% −4.58%
100 +4.66% −4.67%
255 +4.72% −4.72%
Remarks 1. The reception accuracy depends on the bit count in 1 frame, the input clock
frequency, and the division ratio (k). The higher the input clock frequency and the
larger the division ratio (k), the higher the accuracy.
2. k: Setting value of UAnCTL2.UAnBRS7 to UAnCTL2.UAnBRS0 bits (n = 0 to 2)
(6) Baud rate during continuous transmission
During continuous transmission, the transfer rate from the stop bit to the next start bit is usually 2 base clocks
longer. However, timing initialization is performed via start bit detection by the receiving side, so this has no
influence on the transfer result.
Figure 15-18. Transfer Rate During Continuous Transfer
Start bit Bit 0 Bit 1 Bit 7 Parity bit Stop bit
FL
1 data frame
FL FL FL FL FLFLFLstp
Start bit of 2nd byte
Start bit Bit 0
Assuming 1 bit data length: FL; stop bit length: FLstp; and base clock frequency: fUCLK, we obtain the following
equation.
FLstp = FL + 2/fUCLK
Therefore, the transfer rate during continuous transmission is as follows.
Transfer rate = 11 × FL + (2/fUCLK)
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
User’s Manual U16541EJ5V1UD 541
15.8 Cautions
(1) When the clock supply to UARTAn is stopped (for example, in IDLE1, IDLE2, or STOP mode), the operation
stops with each register retaining the value it had immediately before the clock supply was stopped. The
TXDAn pin output also holds and outputs the value it had immediately before the clock supply was stopped.
However, the operation is not guaranteed after the clock supply is resumed. Therefore, after the clock supply
is resumed, the circuits should be initialized by setting the UAnCTL0.UAnPWR, UAnCTL0.UAnRXEn, and
UAnCTL0.UAnTXEn bits to 000.
(2) The RXDA1 and KR7 pins must not be used at the same time. To use the RXDA1 pin, do not use the KR7 pin.
To use the KR7 pin, do not use the RXDA1 pin (it is recommended to set the PFC91 bit to 1 and clear PFCE91
bit to 0).
(3) In UARTAn, the interrupt caused by a communication error does not occur. When performing the transfer of
transmit data and receive data using DMA transfer, error processing cannot be performed even if errors (parity,
overrun, framing) occur during transfer. Either read the UAnSTR register after DMA transfer has been
completed to make sure that there are no errors, or read the UAnSTR register during communication to check
for errors.
(4) Start up the UARTAn in the following sequence.
<1> Set the UAnCTL0.UAnPWR bit to 1.
<2> Set the ports.
<3> Set the UAnCTL0.UAnTXE bit to 1, UAnCTL0.UAnRXE bit to 1.
(5) Stop the UARTAn in the following sequence.
<1> Set the UAnCTL0.UAnTXE bit to 0, UAnCTL0.UAnRXE bit to 0.
<2> Set the ports and set the UAnCTL0.UAnPWR bit to 0 (it is not a problem if port setting is not changed).
(6) In transmit mode (UAnCTL0.UAnPWR bit = 1 and UAnCTL0.UAnTXE bit = 1), do not overwrite the same value
to the UAnTX register by software because transmission starts by writing to this register. To transmit the same
value continuously, overwrite the same value.
(7) In continuous transmission, the communication rate from the stop bit to the next start bit is extended 2 base
clocks more than usual. However, the reception side initializes the timing by detecting the start bit, so the
reception result is not affected.
User’s Manual U16541EJ5V1UD
542
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
16.1 Mode Switching of CSIB and Other Serial Interfaces
16.1.1 CSIB4 and UARTA0 mode switching
In the V850ES/SG2 and V850ES/SG2-H, CSIB4 and UARTA0 are alternate functions of the same pin and therefore
cannot be used simultaneously. Set CSIB4 in advance, using the PMC3 and PFC3 registers, before use.
Caution The transmit/receive operation of CSIB4 and UARTA0 is not guaranteed if these functions are
switched during transmission or reception. Be sure to disable the one that is not used.
Figure 16-1. CSIB4 and UARTA0 Mode Switch Settings
PMC3
After reset: 0000H R/W Address: FFFFF446H, FFFFF447H
PMC37 PMC36 PMC35 PMC34 PMC33 PMC32 PMC31 PMC30
0 0 0 0 0 0 PMC39 PMC38
89101112131415
PFC3
After reset: 0000H R/W Address: FFFFF466H, FFFFF467H
0 0 0 0 0 0 PFC39 PFC38
PFC37 PFC36 PFC35 PFC34 PFC33 PFC32 PFC31 PFC30
89101112131415
PFCE3L
After reset: 00H R/W Address: FFFFF706H
0 0 0 0 0 PFCE32 0 0
Port I/O mode
ASCKA0 mode
SCKB4 mode
Port I/O mode
UARTA0 mode
CSIB4 mode
PMC32
0
1
1
PMC3n
0
1
1
Operation mode
Operation mode
PFCE32
×
0
0
PFC32
×
0
1
PFC3n
×
0
1
Remarks 1. n = 0, 1
2. × = don’t care
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 543
16.1.2 CSIB0 and I2C01 mode switching
In the I2C bus versions (Y products) of the V850ES/SG2 and V850ES/SG2-H, CSIB0 and I2C01 are alternate
functions of the same pin and therefore cannot be used simultaneously. Set CSIB0 in advance, using the PMC4 and
PFC4 registers, before use.
Caution The transmit/receive operation of CSIB0 and I2C01 is not guaranteed if these functions are
switched during transmission or reception. Be sure to disable the one that is not used.
Figure 16-2. CSIB0 and I2C01 Mode Switch Settings
Port I/O mode
CSIB0 mode
I
2
C01 mode
PMC4n
0
1
1
Operation mode
PFC4n
×
0
1
0PMC4 0 0 0 0 PMC42 PMC41 PMC40
After reset: 00H R/W Address: FFFFF448H
PFC4
After reset: 00H R/W Address: FFFFF468H
0 0 0 0 0 0 PFC41 PFC40
Remarks 1. n = 0, 1
2. × = don’t care
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
544
16.2 Features
{ Transfer rate: 8 Mbps MAX.
(V850ES/SG2: fXX = 20 MHz,
V850ES/SG2-H: fXX = 32 MHz, using internal clock)
{ Master mode and slave mode selectable
{ 8-bit to 16-bit transfer, 3-wire serial interface
{ Interrupt request signals (INTCBnT, INTCBnR)
{ Serial clock and data phase switchable
{ Transfer data length selectable in 1-bit units between 8 and 16 bits
{ Transfer data MSB-first/LSB-first switchable
{ 3-wire transfer SOBn: Serial data output
SIBn: Serial data input
SCKBn: Serial clock output
Transmission mode, reception mode, and transmission/reception mode specifiable
Remark n = 0 to 4
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 545
16.3 Configuration
The following shows the block diagram of CSIBn.
Figure 16-3. Block Diagram of CSIBn
Internal bus
CBnCTL2CBnCTL0
CBnSTR
Controller INTCBnR
SOBn
INTCBnT
CBnTX
SO latch
Phase
control
Shift register
CBnRX
CBnCTL1
Phase control
SIBn
f
BRGm
f
XX
/2
f
XX
/4
f
XX
/8
f
XX
/16
f
XX
/32
f
XX
/64
SCKBn
Selector
f
CCLK
Remark fCCLK: Communication clock
fXX: Main clock frequency
f
BRGm: BRGm count clock
n = 0 to 4
m = 1 (n = 0, 1)
m = 2 (n = 2, 3)
m = 3 (n = 4)
CSIBn includes the following hardware.
Table 16-1. Configuration of CSIBn
Item Configuration
Registers CSIBn receive data register (CBnRX)
CSIBn transmit data register (CBnTX)
Control registers CSIBn control register 0 (CBnCTL0)
CSIBn control register 1 (CBnCTL1)
CSIBn control register 2 (CBnCTL2)
CSIBn status register (CBnSTR)
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
546
(1) CSIBn receive data register (CBnRX)
The CBnRX register is a 16-bit buffer register that holds receive data.
This register is read-only, in 16-bit units.
The receive operation is started by reading the CBnRX register in the reception enabled status.
If the transfer data length is 8 bits, the lower 8 bits of this register are read-only in 8-bit units as the CBnRXL
register.
Reset sets this register to 0000H.
In addition to reset input, the CBnRX register can be initialized by clearing (to 0) the CBnPWR bit of the
CBnCTL0 register.
After reset: 0000H R Address: CB0RX FFFFFD04H, CB1RX FFFFFD14H,
CB2RX FFFFFD24H, CB3RX FFFFFD34H,
CB4RX FFFFFD44H
CBnRX
(n = 0 to 4)
(2) CSIBn transmit data register (CBnTX)
The CBnTX register is a 16-bit buffer register used to write the CSIBn transfer data.
This register can be read or written in 16-bit units.
The transmit operation is started by writing data to the CBnTX register in the transmission enabled status.
If the transfer data length is 8 bits, the lower 8 bits of this register are read-only in 8-bit units as the CBnTXL
register.
Reset sets this register to 0000H.
After reset 0000H R/W Address: CB0TX FFFFFD06H, CB1TX FFFFFD16H,
CB2TX FFFFFD26H, CB3TX FFFFFD36H,
CB4TX FFFFFD46H
CBnTX
(n = 0 to 4)
Remark The communication start conditions are shown below.
Transmission mode (CBnTXE bit = 1, CBnRXE bit = 0): Write to CBnTX register
Transmission/reception mode (CBnTXE bit = 1, CBnRXE bit = 1): Write to CBnTX register
Reception mode (CBnTXE bit = 0, CBnRXE bit = 1): Read from CBnRX register
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 547
16.4 Registers
The following registers are used to control CSIBn.
• CSIBn control register 0 (CBnCTL0)
• CSIBn control register 1 (CBnCTL1)
• CSIBn control register 2 (CBnCTL2)
• CSIBn status register (CBnSTR)
(1) CSIBn control register 0 (CBnCTL0)
CBnCTL0 is a register that controls the CSIBn serial transfer operation.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 01H.
(1/3)
CBnPWR
Disable CSIBn operation and reset the CBnSTR register
Enable CSIBn operation
CBnPWR
0
1
Specification of CSIBn operation disable/enable
CBnCTL0
(n = 0 to 4)
CBnTXE
Note
CBnRXE
Note
CBnDIR
Note
00
CBnTMS
Note
CBnSCE
After reset: 01H R/W Address: CB0CTL0 FFFFFD00H, CB1CTL0 FFFFFD10H,
CB2CTL0 FFFFFD20H, CB3CTL0 FFFFFD30H,
CB4CTL0 FFFFFD40H
• The CBnPWR bit controls the CSIBn operation and resets the internal circuit.
Disable transmit operation
Enable transmit operation
CBnTXE
Note
0
1
Specification of transmit operation disable/enable
• The SOBn output is low level when the CBnTXE bit is 0.
• When the CBnRXE bit is cleared to 0, no reception completion interrupt is output
even when the prescribed data is transferred in order to disable the receive
operation, and the receive data (CBnRX register) is not updated.
Disable receive operation
Enable receive operation
CBnRXE
Note
0
1
Specification of receive operation disable/enable
< > < > < > < > < >
Note These bits can only be rewritten when the CBnPWR bit = 0. However, CBnPWR bit = 1 can also be
set at the same time as rewriting these bits.
Cautions 1. To forcibly suspend transmission/reception, clear the CBnPWR bit instead of the
CBnTXE and CBnRxE bits to 0. At this time, the clock output is stopped.
2. Be sure to set bits 3 and 2 to “0”.
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
548
(2/3)
Single transfer mode
Continuous transfer mode
CBnTMS
Note
0
1
Transfer mode specification
[In single transfer mode]
The reception completion interrupt (INTCBnR) occurs when communication is
complete.
Even if transmission is enabled (CBnTXE bit = 1), the transmission enable interrupt
(INTCBnT) does not occur.
If the next transmit data is written during communication (CBnSTR.CBnTSF bit =
1), it is ignored and the next communication is not started. Also, if receive-only
communication is set (CBnTXE bit = 0, CBnRXE bit = 1), the next communication
is not started even if the receive data is read during communication (CBnSTR.
CBnTSF bit = 1).
[In continuous transfer mode]
The continuous transmission is enabled by writing the next transmit data during
communication (CBnSTR.CBnTSF bit = 1). Writing the next transmission data is
enabled after a transmission enable interrupt (INTCBnT) occurrence.
If receive-only communication is set (CBnTXE bit = 0, CBnRXE bit = 1) in the
continuous transfer mode, the next reception is started continuously after a
reception completion interrupt (INTCBnR) regardless of the read operation of the
CBnRX register.
Therefore, read immediately the receive data from the CBnRX register. If this read
operation is delayed, an overrun error (CBnOVE bit = 1) occurs.
CBnDIR
Note
0
1
Specification of transfer direction mode (MSB/LSB)
MSB-first transfer
LSB-first transfer
Note These bits can only be rewritten when the CBnPWR bit = 0. However, the CBnPWR can be set to 1
at the same time as these bits are rewritten.
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 549
(3/3)
Communication start trigger invalid
Communication start trigger valid
CBnSCE
0
1
Specification of start transfer disable/enable
• In master mode
This bit enables or disables the communication start trigger.
(a) In single transmission or transmission/reception mode, or continuous
transmission or continuous transmission/reception mode
The setting of the CBnSCE bit has no influence on communication operation.
(b) In single reception mode
Clear the CBnSCE bit to 0 before reading the last receive data because
reception is started by reading the receive data (CBnRX register) to disable
the reception startupNote 1.
(c) In continuous reception mode
Clear the CBnSCE bit to 0 one communication clock before reception of the
last data is completed to disable the reception startup after the last data is
receivedNote 2.
• In slave mode
This bit enables or disables the communication start trigger.
Set the CBnSCE bit to 1.Note 3
Notes 1. If the CBnSCE bit is read while it is 1, the next communication operation is started.
2. The CBnSCE bit is not cleared to 0 one communication clock before the completion of the last
data reception, the next communication operation is automatically started.
To start the communication operation again after the last data has been read, set the CBnSCE
bit to “1” and dummy-read the CBnRX register.
3. To start the reception, dummy reading is necessary.
<R>
<R>
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
550
(a) How to use CBnSCE bit
(i) In single reception mode
<1> When the reception of the last data is completed with INTCBnR interrupt servicing, clear the
CBnSCE bit to 0, and then read the CBnRX register.
<2> When the reception is disabled after the reception of the last data has been completed, check
that the CBnSTR.CBnTSF bit is 0, and then clear the CBnPWR and CBnRXE bits to 0. To
continue reception, set the CBnSCE bit to 1 and start the next receive operation by performing a
dummy read of the CBnRX register.
(ii) In continuous reception mode
<1> Clear the CBnSCE bit to 0 during reception of the last data with INTCBnR interrupt servicing by
the reception before the last reception, and then read the CBnRX register.
<2> After receiving the INTCBnR signal of the last reception, read the last data from the CBnRX
register.
<3> When the reception is disabled after the reception of the last data has been completed, check
that the CBnSTR.CBnTSF bit is 0, and then clear the CBnPWR and CBnRXE bits to 0. To
continue reception, set the CBnSCE bit to 1 and start the next receive operation by performing a
dummy read of the CBnRX register.
Caution In continuous reception mode, the serial clock is not stopped until the reception
executed when the CBnSCE bit is cleared to 0 is completed after the reception is
started by a dummy read.
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 551
(2) CSIBn control register 1 (CBnCTL1)
CBnCTL1 is an 8-bit register that controls the CSIBn serial transfer operation.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
Caution The CBnCTL1 register can be rewritten only when the CBnCTL0.CBnPWR bit = 0.
0
CBnCKP
0
0
1
1
Specification of data transmission/
reception timing in relation to SCKBn
CBnCTL1
(n = 0 to 4)
0
CBnDAP
0
1
0
1
0 CBnCKP CBnDAP
CBnCKS2 CBnCKS1 CBnCKS0
After reset 00H R/W Address: CB0CTL1 FFFFFD01H, CB1CTL1 FFFFFD11H,
CB2CTL1 FFFFFD21H, CB3CTL1 FFFFFD31H,
CB4CTL1 FFFFFD41H
CBnCKS2
0
0
0
0
1
1
1
1
CBnCKS1
0
0
1
1
0
0
1
1
CBnCKS0
0
1
0
1
0
1
0
1
Communication clock (fCCLK)Note
fXX/2
fXX/4
fXX/8
fXX/16
fXX/32
fXX/64
fBRGm
External clock (SCKBn)
Master mode
Master mode
Master mode
Master mode
Master mode
Master mode
Master mode
Slave mode
Mode
D7 D6 D5 D4 D3 D2 D1 D0
SCKBn (I/O)
SIBn capture
SOBn (output)
D7 D6 D5 D4 D3 D2 D1 D0
SCKBn (I/O)
SIBn capture
SOBn (output)
D7 D6 D5 D4 D3 D2 D1 D0
SCKBn (I/O)
SIBn capture
(output)
D7 D6 D5 D4 D3 D2 D1 D0
SCKBn (I/O)
SIBn capture
(output)
Communication
type 1
Communication
type 2
Communication
type 3
Communication
type 4
Note Set the communication clock (fCCLK) to 8 MHz or lower.
Remark When n = 0, 1, m = 1
When n = 2, 3, m = 2
When n = 4, m = 3
For details of fBRGm, see 16.8 Baud Rate Generator.
<R>
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
552
(3) CSIBn control register 2 (CBnCTL2)
CBnCTL2 is an 8-bit register that controls the number of CSIBn serial transfer bits.
This register can be read or written in 8-bit units.
Reset sets this register to 00H.
Caution The CBnCTL2 register can be rewritten only when the CBnCTL0.CBnPWR bit = 0 or when
both the CBnTXE and CBnRXE bits = 0.
After reset: 00H R/W Address: CB0CTL2 FFFFFD02H, CB1CTL2 FFFFFD12H,
CB2CTL2 FFFFFD22H, CB3CTL2 FFFFFD32H,
CB4CTL2 FFFFFD42H
0CBnCTL2
(n = 0 to 4)
0 0 0 CBnCL3 CBnCL2 CBnCL1 CBnCL0
8 bits
9 bits
10 bits
11 bits
12 bits
13 bits
14 bits
15 bits
16 bits
CBnCL3
0
0
0
0
0
0
0
0
1
CBnCL2
0
0
0
0
1
1
1
1
×
CBnCL1
0
0
1
1
0
0
1
1
×
CBnCL0
0
1
0
1
0
1
0
1
×
Serial register bit length
Remarks 1. If the number of transfer bits is other than 8 or 16, prepare and use data stuffed from the LSB
of the CBnTX and CBnRX registers.
2. ×: don’t care
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 553
(a) Transfer data length change function
The CSIBn transfer data length can be set in 1-bit units between 8 and 16 bits using the
CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits.
When the transfer bit length is set to a value other than 16 bits, set the data to the CBnTX or CBnRX
register starting from the LSB, regardless of whether the transfer start bit is the MSB or LSB. Any data can
be set for the higher bits that are not used, but the receive data becomes 0 following serial transfer.
(i) Transfer bit length = 10 bits, MSB first
15 10 9 0
SOBn
SIBn
Insertion of 0
(ii) Transfer bit length = 12 bits, LSB first
0
SOBn
111215
SIBn
Insertion of 0
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
554
(4) CSIBn status register (CBnSTR)
CBnSTR is an 8-bit register that displays the CSIBn status.
This register can be read or written in 8-bit or 1-bit units, but the CBnTSF flag is read-only.
Reset sets this register to 00H.
In addition to reset input, the CBnSTR register can be initialized by clearing (0) the CBnCTL0.CBnPWR bit.
CBnTSF
Communication stopped
Communicating
CBnTSF
0
1
Communication status flag
CBnSTR
(n = 0 to 4)
00
0
00
0
CBnOVE
After reset 00H R/W Address: CB0STR FFFFFD03H, CB1STR FFFFFD13H,
CB2STR FFFFFD23H, CB3STR FFFFFD33H,
CB4STR FFFFFD43H
• During transmission, this register is set when data is prepared in the CBnTX
register, and during reception, it is set when a dummy read of the CBnRX register
is performed.
When transfer ends, this flag is cleared to 0 at the last edge of the clock.
No overrun
Overrun
CBnOVE
0
1
Overrun error flag
• An overrun error occurs when the next reception starts without reading the value of
the CBnRX register by CPU, upon completion of the receive operation.
The CBnOVE flag displays the overrun error occurrence status in this case.
• The CBnOVE bit is valid also in the single transfer mode. Therefore, when only
using transmission, note the following.
• Do not check the CBnOVE flag. (recommended)
• Read this bit even if reading the reception data is not required.
•
The CBnOVE flag is cleared by writing 0 to it. It cannot be set even by writing 1 to it.
< > < >
Caution In single transfer mode, writing to the CBnTX register with the CBnTSF bit set to 1 is ignored.
This has no influence on the operation during transfer.
For example, if the next data is written to the CBnTX register when DMA is started by
generating the INTCBnR signal, the written data is not transferred because the CBnTSF bit is
set to 1.
Use the continuous transfer mode, not the single transfer mode, for such applications.
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 555
16.5 Interrupt Request Signals
CSIBn can generate the following two types of interrupt request signals.
• Reception completion interrupt request signal (INTCBnR)
• Transmission enable interrupt request signal (INTCBnT)
Of these two interrupt request signals, the reception completion interrupt request signal has the higher priority by
default, and the priority of the transmission enable interrupt request signal is lower.
Table 16-2. Interrupts and Their Default Priority
Interrupt Priority
Reception complete High
Transmission enable Low
(1) Reception completion interrupt request signal (INTCBnR)
When receive data is transferred to the CBnRX register while reception is enabled, the reception completion
interrupt request signal is generated.
This interrupt request signal can also be generated if an overrun error occurs.
When the reception completion interrupt request signal is acknowledged and the data is read, read the
CBnSTR register to check that the result of reception is not an error.
In the single transfer mode, the INTCBnR interrupt request signal is generated upon completion of
transmission, even when only transmission is executed.
(2) Transmission enable interrupt request signal (INTCBnT)
In the continuous transmission or continuous transmission/reception mode, transmit data is transferred from
the CBnTX register and, as soon as writing to CBnTX has been enabled, the transmission enable interrupt
request signal is generated.
In the single transmission and single transmission/reception modes, the INTCBnT interrupt is not generated.
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
556
16.6 Operation
16.6.1 Single transfer mode (master mode, transmission mode)
MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (CBnCTL1.CBnCKP and CBnCTL1.CBnDAP bits =
00), communication clock (fCCLK) = fXX/2 (CBnCTL1.CBnCKS2 to CBnCTL1.CBnCKS0 bits = 000), transfer data length
= 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0000)
(1) Operation flow
START
No
(1), (2), (3)
(4)
(5)
(6)
(8)
No (7)
INTCBnR interrupt
generated?
Transmission
completed?
END
Yes
Yes
CBnCTL1 register ← 00H
CBnCTL2 register ← 00H
CBnCTL0 register ← C1H
Write CBnTX register
Start transmission
CBnCTL0 ← 00H
Remarks 1. The broken lines indicate the hardware processing.
2. The numbers in this figure correspond to the processing numbers in (2) Operation timing.
3. n = 0 to 4
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 557
(2) Operation timing
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
SCKBn pin
CBnTSF bit
(1)
(2)
(3)
(4) (5) (6) (7) (8)
SOBn pin
INTCBnR signal
(1) Write 00H to the CBnCTL1 register, and select communication type 1, communication clock (fCCLK) =
fXX/2, and master mode.
(2) Write 00H to the CBnCTL2 register, and set the transfer data length to 8 bits.
(3) Write C1H to the CBnCTL0 register, and select the transmission mode and MSB first at the same time
as enabling the operation of the communication clock (fCCLK).
(4) The CBnSTR.CBnTSF bit is set to 1 by writing the transmit data to the CBnTX register, and
transmission is started.
(5) When transmission is started, output the serial clock to the SCKBn pin, and output the transmit data
from the SOBn pin in synchronization with the serial clock.
(6) When transmission of the transfer data length set with the CBnCTL2 register is completed, stop the
serial clock output and transmit data output, generate the reception completion interrupt request signal
(INTCBnR) at the last edge of the serial clock, and clear the CBnTSF bit to 0.
(7) To continue transmission, start the next transmission by writing the transmit data to the CBnTX register
again after the INTCBnR signal is generated.
(8) To end transmission, write the CBnCTL0.CBnPWR bit = 0 and the CBnCTL0.CBnTXE bit = 0.
Remark n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
558
16.6.2 Single transfer mode (master mode, reception mode)
MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (CBnCTL1.CBnCKP and CBnCTL1.CBnDAP bits =
00), communication clock (fCCLK) = fXX/2 (CBnCTL1.CBnCKS2 to CBnCTL1.CBnCKS0 bits = 000), transfer data length
= 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0000)
(1) Operation flow
START
No
INTCBnR interrupt
generated?
Reception completed?
END
Yes
Yes
No (7)
CBnRX register
dummy read
CBnSCE bit = 0
(CBnCTL0)
CBnCTL0 register ← 00H
Read CBnRX register
Read CBnRX register
CBnCTL1 register ← 00H
CBnCTL2 register ← 00H
CBnCTL0 register ← A1H
Start reception
(1), (2), (3)
(4)
(5)
(6)
(8)
(9)
(10)
Remarks 1. The broken lines indicate the hardware processing.
2. The numbers in this figure correspond to the processing numbers in (2) Operation timing.
3. n = 0 to 4
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 559
(2) Operation timing
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 0Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1
SCKBn pin
CBnTSF bit
(1)
(2)
(3)
(4) (5) (6) (7) (10)(8)
(9)
SIBn pin
SIBn pin capture
timing
INTCBnR signal
(1) Write 00H to the CBnCTL1 register, and select communication type 1, communication clock (fCCLK) =
fXX/2, and master mode.
(2) Write 00H to the CBnCTL2 register, and set the transfer data length to 8 bits.
(3) Write A1H to the CBnCTL0 register, and select the reception mode and MSB first at the same time as
enabling the operation of the communication clock (fCCLK).
(4) The CBnSTR.CBnTSF bit is set to 1 by performing a dummy read of the CBnRX register, and
reception is started.
(5) When reception is started, output the serial clock to the SCKBn pin, and capture the receive data of
the SIBn pin in synchronization with the serial clock.
(6) When reception of the transfer data length set with the CBnCTL2 register is completed, stop the serial
clock output and data capturing, generate the reception completion interrupt request signal (INTCBnR)
at the last edge of the serial clock, and clear the CBnTSF bit to 0.
(7) To continue reception, read the CBnRX register with the CBnCTL0.CBnSCE bit = 1 remained after the
INTCBnR signal is generated.
(8) To read the CBnRX register without starting the next reception, write the CBnSCE bit = 0.
(9) Read the CBnRX register.
(10) To end reception, write the CBnCTL0.CBnPWR bit = 0 and the CBnCTL0.CBnRXE bit = 0.
Remark n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
560
16.6.3 Single transfer mode (master mode, transmission/reception mode)
MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (CBnCTL1.CBnCKP and CBnCTL1.CBnDAP bits =
00), communication clock (fCCLK) = fXX/2 (CBnCTL1.CBnCKS2 to CBnCTL1.CBnCKS0 bits = 000), transfer data length
= 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0000)
(1) Operation flow
START
(1), (2), (3)
(4)
(7), (9)
(5)
(6)
(10)
No (8)
Transmission/reception
completed?
END
Yes
CBnCTL1 register ← 07H
CBnCTL2 register ← 00H
CBnCTL0 register ← E1H
Write CBnTX register
Read CBnRX register
Start transmission/reception
CBnCTL0 ← 00H
No
INTCBnR interrupt
generated?
Yes
Yes
Remarks 1. The broken lines indicate the hardware processing.
2. The numbers in this figure correspond to the processing numbers in (2) Operation timing.
3. n = 0 to 4
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 561
(2) Operation timing
SCKBn pin
CBnTSF bit
(1)
(2)
(3)
(4) (5) (6) (8)
(7) (10)(9)
SIBn pin
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0Bit 0
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0Bit 0
SOBn pin
SIBn pin capture
timing
INTCBnR signal
(1) Write 00H to the CBnCTL1 register, and select communication type 1, communication clock (fCCLK) =
fXX/2, and master mode.
(2) Write 00H to the CBnCTL2 register, and set the transfer data length to 8 bits.
(3) Write E1H to the CBnCTL0 register, and select the transmission/reception mode and MSB first at the
same time as enabling the operation of the communication clock (fCCLK).
(4) The CBnSTR.CBnTSF bit is set to 1 by writing the transmit data to the CBnTX register, and
transmission/reception is started.
(5) When transmission/reception is started, output the serial clock to the SCKBn pin, output the transmit
data to the SOBn pin in synchronization with the serial clock, and capture the receive data of the SIBn
pin.
(6) When transmission/reception of the transfer data length set with the CBnCTL2 register is completed,
stop the serial clock output, transmit data output, and data capturing, generate the reception
completion interrupt request signal (INTCBnR) at the last edge of the serial clock, and clear the
CBnTSF bit to 0.
(7) Read the CBnRX register.
(8) To continue transmission/reception, write the transmit data to the CBnTX register again.
(9) Read the CBnRX register.
(10) To end transmission/reception, write the CBnCTL0.CBnPWR bit = 0, the CBnCTL0.CBnTXE bit = 0,
and the CBnCTL0.CBnRXE bit = 0.
Remark n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
562
16.6.4 Single transfer mode (slave mode, transmission mode)
MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (CBnCTL1.CBnCKP and CBnCTL1.CBnDAP bits =
00), communication clock (fCCLK) = external clock (SCKBn) (CBnCTL1.CBnCKS2 to CBnCTL1.CBnCKS0 bits = 111),
transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0000)
(1) Operation flow
START
No
(1), (2), (3)
(4)
(5)
(4)
(6)
(8)
No (7)
INTCBnR interrupt
generated?
Transmission
completed?
END
Yes
Yes
CBnCTL1 register ← 07H
CBnCTL2 register ← 00H
CBnCTL0 register ← C1H
Write CBnTX register
Start transmission
CBnCTL0 ← 00H
No
Yes
SCKBn pin input
started?
Remarks 1. The broken lines indicate the hardware processing.
2. The numbers in this figure correspond to the processing numbers in (2) Operation timing.
3. n = 0 to 4
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 563
(2) Operation timing
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0Bit 0
SCKBn pin
CBnTSF bit
(1)
(2)
(3)
(4) (5) (6) (7) (8)
SOBn pin
INTCBnR signal
(1) Write 07H to the CBnCTL1 register, and select communication type 1, communication clock (fCCLK) =
external clock (SCKBn), and slave mode.
(2) Write 00H to the CBnCTL2 register, and set the transfer data length to 8 bits.
(3) Write C1H to the CBnCTL0 register, and select the transmission mode and MSB first at the same time
as enabling the operation of the communication clock (fCCLK).
(4) The CBnSTR.CBnTSF bit is set to 1 by writing the transmit data to the CBnTX register, and the device
waits for a serial clock input.
(5) When a serial clock is input, output the transmit data from the SOBn pin in synchronization with the
serial clock.
(6) When transmission of the transfer data length set with the CBnCTL2 register is completed, stop the
serial clock input and transmit data output, generate the reception completion interrupt request signal
(INTCBnR) at the last edge of the serial clock, and clear the CBnTSF bit to 0.
(7) To continue transmission, write the transmit data to the CBnTX register again after the INTCBnR signal
is generated, and wait for a serial clock input.
(8) To end transmission, write the CBnCTL0.CBnPWR bit = 0 and the CBnCTL0.CBnTXE bit = 0.
Remark n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
564
16.6.5 Single transfer mode (slave mode, reception mode)
MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (CBnCTL1.CBnCKP and CBnCTL1.CBnDAP bits =
00), communication clock (fCCLK) = external clock (SCKBn) (CBnCTL1.CBnCKS2 to CBnCTL1.CBnCKS0 bits = 111),
transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0000)
(1) Operation flow
START
Reception completed?
END
Yes
No (7)
CBnRX register
dummy read
CBnSCE bit = 0
(CBnCTL0)
CBnCTL0 register ← 00H
Read CBnRX register
Read CBnRX register
CBnCTL1 register ← 07H
CBnCTL2 register ← 00H
CBnCTL0 register ← A1H
Start reception
No
INTCBnR interrupt
generated?
Yes
No
Yes
(1), (2), (3)
(4)
(5)
(4)
(6)
(6)
(8)
(9)
(10)
SCKBn pin input
started?
Remarks 1. The broken lines indicate the hardware processing.
2. The numbers in this figure correspond to the processing numbers in (2) Operation timing.
3. n = 0 to 4
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 565
(2) Operation timing
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
SCKBn pin
CBnTSF bit
(1)
(2)
(3)
(4) (5) (6) (7) (10)(8)
(9)
SIBn pin
SIBn pin capture
timing
INTCBnR signal
(1) Write 07H to the CBnCTL1 register, and select communication type 1, communication clock (fCCLK) =
external clock (SCKBn), and slave mode.
(2) Write 00H to the CBnCTL2 register, and set the transfer data length to 8 bits.
(3) Write A1H to the CBnCTL0 register, and select the reception mode and MSB first at the same time as
enabling the operation of the communication clock (fCCLK).
(4) The CBnSTR.CBnTSF bit is set to 1 by performing a dummy read of the CBnRX register, and the
device waits for a serial clock input.
(5) When a serial clock is input, capture the receive data of the SIBn pin in synchronization with the serial
clock.
(6) When reception of the transfer data length set with the CBnCTL2 register is completed, stop the serial
clock input and data capturing, generate the reception completion interrupt request signal (INTCBnR)
at the last edge of the serial clock, and clear the CBnTSF bit to 0.
(7) To continue reception, read the CBnRX register with the CBnCTL0.CBnSCE bit = 1 remained after the
INTCBnR signal is generated, and wait for a serial clock input.
(8) To end reception, write the CBnSCE bit = 0.
(9) Read the CBnRX register.
(10) To end reception, write the CBnCTL0.CBnPWR bit = 0 and the CBnCTL0.CBnRXE bit = 0.
Remark n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
566
16.6.6 Single transfer mode (slave mode, transmission/reception mode)
MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (CBnCTL1.CBnCKP and CBnCTL1.CBnDAP bits =
00), communication clock (fCCLK) = external clock (SCKBn) (CBnCTL1.CBnCKS2 to CBnCTL1.CBnCKS0 bits = 111),
transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0000)
(1) Operation flow
START
(1), (2), (3)
(4)
(7), (9)
(5)
(4)
(6)
(10)
No (8)
Transmission/reception
completed?
END
Yes
CBnCTL1 register ← 07H
CBnCTL2 register ← 00H
CBnCTL0 register ← E1H
Write CBnTX register
Read CBnRX register
Start transmission/reception
CBnCTL0 ← 00H
No
INTCBnR interrupt
generated?
Yes
No
Yes
SCKBn pin input
started?
Remarks 1. The broken lines indicate the hardware processing.
2. The numbers in this figure correspond to the processing numbers in (2) Operation timing.
3. n = 0 to 4
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 567
(2) Operation timing
SCKBn pin
CBnTSF bit
(1)
(2)
(3)
(4) (5) (6) (8)
(7) (10)(9)
SIBn pin
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1
Bit 0
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1
Bit 0
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1
Bit 0
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1
Bit 0
SOBn pin
SIBn pin capture
timing
INTCBnR signal
(1) Write 07H to the CBnCTL1 register, and select communication type 1, communication clock (fCCLK) =
external clock (SCKBn), and slave mode.
(2) Write 00H to the CBnCTL2 register, and set the transfer data length to 8 bits.
(3) Write E1H to the CBnCTL0 register, and select the transmission/reception mode and MSB first at the
same time as enabling the operation of the communication clock (fCCLK).
(4) The CBnSTR.CBnTSF bit is set to 1 by writing the transmit data to the CBnTX register, and the device
waits for a serial clock input.
(5) When a serial clock is input, output the transmit data to the SOBn pin in synchronization with the serial
clock, and capture the receive data of the SIBn pin.
(6) When transmission/reception of the transfer data length set with the CBnCTL2 register is completed,
stop the serial clock input, transmit data output, and data capturing, generate the reception completion
interrupt request signal (INTCBnR) at the last edge of the serial clock, and clear the CBnTSF bit to 0.
(7) Read the CBnRX register.
(8) To continue transmission/reception, write the transmit data to the CBnTX register again, and wait for a
serial clock input.
(9) Read the CBnRX register.
(10) To end transmission/reception, write the CBnCTL0.CBnPWR bit = 0, the CBnCTL0.CBnTXE bit = 0,
and the CBnCTL0.CBnRXE bit = 0.
Remark n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
568
16.6.7 Continuous transfer mode (master mode, transmission mode)
MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (CBnCTL1.CBnCKP and CBnCTL1.CBnDAP bits =
00), communication clock (fCCLK) = fXX/2 (CBnCTL1.CBnCKS2 to CBnCTL1.CBnCKS0 bits = 000), transfer data length
= 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0000)
(1) Operation flow
START
(1), (2), (3)
(4), (8)
(5)
(11)
No (7)
Transmission
completed?
END
Yes
CBnCTL1 register ← 00H
CBnCTL2 register ← 00H
CBnCTL0 register ← C3H
Write CBnTX register
Start transmission
CBnCTL0 ← 00H
No
(6), (9) INTCBnT interrupt
generated?
Yes
No
(10)
Yes
CBnTSF bit = 0?
(CBnSTR register)
Remarks 1. The broken lines indicate the hardware processing.
2. The numbers in this figure correspond to the processing numbers in (2) Operation timing.
3. n = 0 to 4
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 569
(2) Operation timing
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1Bit 0
SCKBn pin
CBnTSF bit
(1)
(2)
(3)
(4) (5) (6) (7) (8) (9) (11)(10)
SOBn pin
INTCBnT signal
INTCBnR signal L
Bit 0
(1) Write 00H to the CBnCTL1 register, and select communication type 1, communication clock (fCCLK) =
fXX/2, and master mode.
(2) Write 00H to the CBnCTL2 register, and set the transfer data length to 8 bits.
(3) Write C3H to the CBnCTL0 register, and select the transmission mode, MSB first, and continuous
transfer mode at the same time as enabling the operation of the communication clock (fCCLK).
(4) The CBnSTR.CBnTSF bit is set to 1 by writing the transmit data to the CBnTX register, and
transmission is started.
(5) When transmission is started, output the serial clock to the SCKBn pin, and output the transmit data
from the SOBn pin in synchronization with the serial clock.
(6) When transfer of the transmit data from the CBnTX register to the shift register is completed and
writing to the CBnTX register is enabled, the transmission enable interrupt request signal (INTCBnT) is
generated.
(7) To continue transmission, write the transmit data to the CBnTX register again after the INTCBnT signal
is generated.
(8) When a new transmit data is written to the CBnTX register before communication completion, the next
communication is started following communication completion.
(9) The transfer of the transmit data from the CBnTX register to the shift register is completed and the
INTCBnT signal is generated. To end continuous transmission with the current transmission, do not
write to the CBnTX register.
(10) When the next transmit data is not written to the CBnTX register before transfer completion, stop the
serial clock output to the SCKBn pin after transfer completion, and clear the CBnTSF bit to 0.
(11) To release the transmission enable status, write the CBnCTL0.CBnPWR bit = 0 and the
CBnCTL0.CBnTXE bit = 0 after checking that the CBnTSF bit = 0.
Caution In continuous transmission mode, the reception completion interrupt request signal
(INTCBnR) is not generated.
Remark n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
570
16.6.8 Continuous transfer mode (master mode, reception mode)
MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (CBnCTL1.CBnCKP and CBnCTL1.CBnDAP bits =
00), communication clock (fCCLK) = fXX/2 (CBnCTL1.CBnCKS2 to CBnCTL1.CBnCKS0 bits = 000), transfer data length
= 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0000)
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 571
(1) Operation flow
START
No
INTCBnR interrupt
generated?
CBnOVE bit = 1?
(CBnSTR)
END
Yes
No
Yes
CBnRX register
dummy read
CBnSCE bit = 0
(CBnCTL0)
CBnOVE bit = 0
(CBnSTR)
Read CBnRX register
Is data being received
last data?
Yes
CBnSCE bit = 0
(CBnCTL0)
Read CBnRX register
CBnCTL1 register ← 00H
CBnCTL2 register ← 00H
CBnCTL0 register ← A3H
Start reception
(1), (2), (3)
(4)
(5)
(6)
(8)
(9)
(12)
(13)
(13)
No
Read CBnRX register
(9)
(7)
Read CBnRX register
No
Yes
CBnCTL0 register ← 00H
No
Yes
CBnTSF bit = 0?
(CBnSTR)
(9)
(10)
(11)
(8)
INTCBnR interrupt
generated?
Remarks 1. The broken lines indicate the hardware processing.
2. The numbers in this figure correspond to the processing numbers in (2) Operation timing.
3. n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
572
(2) Operation timing
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
SCKBn pin
CBnTSF bit
(1)
(2)
(4)
(3) (5) (6) (7) (8) (9) (11) (13)(10)
SIBn pin
INTCBnR signal
CBnSCE bit
SOBn pin L
SIBn pin capture
timing
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
(1) Write 00H to the CBnCTL1 register, and select communication type 1, communication clock (fCCLK) =
fXX/2, and master mode.
(2) Write 00H to the CBnCTL2 register, and set the transfer data length to 8 bits.
(3) Write A3H to the CBnCTL0 register, and select the reception mode, MSB first, and continuous transfer
mode at the same time as enabling the operation of the communication clock (fCCLK).
(4) The CBnSTR.CBnTSF bit is set to 1 by performing a dummy read of the CBnRX register, and
reception is started.
(5) When reception is started, output the serial clock to the SCKBn pin, and capture the receive data of
the SIBn pin in synchronization with the serial clock.
(6) When reception is completed, the reception completion interrupt request signal (INTCBnR) is
generated, and reading of the CBnRX register is enabled.
(7) When the CBnCTL0.CBnSCE bit = 1 upon communication completion, the next communication is
started following communication completion.
(8) To end continuous reception with the current reception, write the CBnSCE bit = 0.
(9) Read the CBnRX register.
(10) When reception is completed, the INTCBnR signal is generated, and reading of the CBnRX register is
enabled. When the CBnSCE bit = 0 is set before communication completion, stop the serial clock
output to the SCKBn pin, and clear the CBnTSF bit to 0, to end the receive operation.
(11) Read the CBnRX register.
(12) If an overrun error occurs, write the CBnSTR.CBnOVE bit = 0, and clear the error flag.
(13) To release the reception enable status, write the CBnCTL0.CBnPWR bit = 0 and the
CBnCTL0.CBnRXE bit = 0 after checking that the CBnTSF bit = 0.
Remark n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 573
16.6.9 Continuous transfer mode (master mode, transmission/reception mode)
MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (CBnCTL1.CBnCKP and CBnCTL1.CBnDAP bits =
00), communication clock (fCCLK) = fXX/2 (CBnCTL1.CBnCKS2 to CBnCTL1.CBnCKS0 bits = 000), transfer data length
= 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0000)
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
574
(1) Operation flow
START
END
Yes
No
Is receive data
last data?
Yes (12)
No
Write CBnTX register
CBnOVE bit = 0
(CBnSTR)
Read CBnRX register
Read CBnRX register
CBnCTL1 register ← 00H
CBnCTL2 register ← 00H
CBnCTL0 register ← E3H
No (9)
Yes
(1), (2), (3)
(4)
(5)
(7) (11)
(7)
(6), (11)
(8)
(13)
(13)
(14)
(15)
(15)
(10)
No
Yes
INTCBnT interrupt
generated?
No
Yes
CBnTSF bit = 0?
(CBnSTR)
Write CBnTX register
Yes
No
Is data being transmitted
last data?
Start transmission/reception
CBnCTL0 register ← 00H
CBnOVE bit = 1?
(CBnSTR)
INTCBnR interrupt
generated?
Remarks 1. The broken lines indicate the hardware processing.
2. The numbers in this figure correspond to the processing numbers in (2) Operation timing.
3. n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 575
(2) Operation timing
(1/2)
SCKBn pin
CBnTSF bit
(1)
(2)
(3)
(4) (5) (6) (7) (8) (9) (10) (11) (13) (15)(12)
SIBn pin
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
SOBn pin
INTCBnT signal
INTCBnR signal
SIBn pin capture
timing
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
(1) Write 00H to the CBnCTL1 register, and select communication type 1, communication clock (fCCLK) =
fXX/2, and master mode.
(2) Write 00H to the CBnCTL2 register, and set the transfer data length to 8 bits.
(3) Write E3H to the CBnCTL0 register, and select the transmission/reception mode, MSB first, and
continuous transfer mode at the same time as enabling the operation of the communication clock
(fCCLK).
(4) The CBnSTR.CBnTSF bit is set to 1 by writing the transmit data to the CBnTX register, and
transmission/reception is started.
(5) When transmission/reception is started, output the serial clock to the SCKBn pin, output the transmit
data to the SOBn pin in synchronization with the serial clock, and capture the receive data of the SIBn
pin.
(6) When transfer of the transmit data from the CBnTX register to the shift register is completed and
writing to the CBnTX register is enabled, the transmission enable interrupt request signal (INTCBnT) is
generated.
(7) To continue transmission/reception, write the transmit data to the CBnTX register again after the
INTCBnT signal is generated.
(8) When one transmission/reception is completed, the reception completion interrupt request signal
(INTCBnR) is generated, and reading of the CBnRX register is enabled.
(9) When a new transmit data is written to the CBnTX register before communication completion, the next
communication is started following communication completion.
(10) Read the CBnRX register.
Remark n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
576
(2/2)
(11) The transfer of the transmit data from the CBnTX register to the shift register is completed and the
INTCBnT signal is generated. To end continuous transmission/reception with the current
transmission/reception, do not write to the CBnTX register.
(12) When the next transmit data is not written to the CBnTX register before transfer completion, stop the
serial clock output to the SCKBn pin after transfer completion, and clear the CBnTSF bit to 0.
(13) When the reception error interrupt request signal (INTCBnR) is generated, read the CBnRX register.
(14) If an overrun error occurs, write the CBnSTR.CBnOVE bit = 0, and clear the error flag.
(15) To release the transmission/reception enable status, write the CBnCTL0.CBnPWR bit = 0, the
CBnCTL0.CBnTXE bit = 0, and the CBnCTL0.CBnRXE bit = 0 after checking that the CBnTSF bit = 0.
Remark n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 577
16.6.10 Continuous transfer mode (slave mode, transmission mode)
MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (CBnCTL1.CBnCKP and CBnCTL1.CBnDAP bits =
00), communication clock (fCCLK) = external clock (SCKBn) (CBnCTL1.CBnCKS2 to CBnCTL1.CBnCKS0 bits = 111),
transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0000)
(1) Operation flow
START
(1), (2), (3)
(4)
(4)
(5), (8)
(11)
No (7)
Transmission
completed?
END
Yes
CBnCTL1 register ← 07H
CBnCTL2 register ← 00H
CBnCTL0 register ← C3H
Write CBnTX register
Start transmission
CBnCTL0 ← 00H
No
(10)
Yes
CBnTSF bit = 0?
(CBnSTR register)
No
(6), (9) INTCBnT interrupt
generated?
Yes
No
(9)
Yes
SCKBn pin input
started?
Remarks 1. The broken lines indicate the hardware processing.
2. The numbers in this figure correspond to the processing numbers in (2) Operation timing.
3. n = 0 to 4
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
578
(2) Operation timing
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
SCKBn pin
CBnTSF bit
(1)
(2)
(3)
(4) (5) (6) (7) (8) (9) (11)(10)
SOBn pin
INTCBnT signal
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
(1) Write 07H to the CBnCTL1 register, and select communication type 1, communication clock (fCCLK) =
external clock (SCKBn), and slave mode.
(2) Write 00H to the CBnCTL2 register, and set the transfer data length to 8 bits.
(3) Write C3H to the CBnCTL0 register, and select the transmission mode, MSB first, and continuous
transfer mode at the same time as enabling the operation of the communication clock (fCCLK).
(4) The CBnSTR.CBnTSF bit is set to 1 by writing the transmit data to the CBnTX register, and the device
waits for a serial clock input.
(5) When a serial clock is input, output the transmit data from the SOBn pin in synchronization with the
serial clock.
(6) When transfer of the transmit data from the CBnTX register to the shift register is completed and
writing to the CBnTX register is enabled, the transmission enable interrupt request signal (INTCBnT) is
generated.
(7) To continue transmission, write the transmit data to the CBnTX register again after the INTCBnT signal
is generated.
(8) When a serial clock is input following completion of the transmission of the transfer data length set with
the CBnCTL2 register, continuous transmission is started.
(9) When transfer of the transmit data from the CBnTX register to the shift register is completed and
writing to the CBnTX register is enabled, the INTCBnT signal is generated. To end continuous
transmission with the current transmission, do not write to the CBnTX register.
(10) When the clock of the transfer data length set with the CBnCTL2 register is input without writing to the
CBnTX register, clear the CBnTSF bit to 0 to end transmission.
(11) To release the transmission enable status, write the CBnCTL0.CBnPWR bit = 0 and the
CBnCTL0.CBnTXE bit = 0 after checking that the CBnTSF bit = 0.
Caution In continuous transmission mode, the reception completion interrupt request signal
(INTCBnR) is not generated.
Remark n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 579
16.6.11 Continuous transfer mode (slave mode, reception mode)
MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (CBnCTL1.CBnCKP and CBnCTL1.CBnDAP bits =
00), communication clock (fCCLK) = external clock (SCKBn) (CBnCTL1.CBnCKS2 to CBnCTL1.CBnCKS0 bits = 111),
transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0000)
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
580
(1) Operation flow
START
No
INTCBnR interrupt
generated?
CBnOVE bit = 1?
(CBnSTR)
END
No
Yes
Yes
CBnRX register
dummy read
CBnSCE bit = 0
(CBnCTL0)
CBnOVE bit = 0
(CBnSTR)
Read CBnRX register
Is data being received
last data?
Yes
CBnSCE bit = 0
(CBnCTL0)
Read CBnRX register
CBnCTL1 register ← 07H
CBnCTL2 register ← 00H
CBnCTL0 register ← A3H
Reception start
(1), (2), (3)
(4)
(5)
(4)
(6)
(8)
(9)
(12)
(13)
(13)
No
Read CBnRX register
(9)
(7)
Read CBnRX register
No
Yes
CBnCTL0 register ← 00H
INTCBnR interrupt
generated?
(9)
(10)
(11)
(8)
No
Yes
CBnTSF bit = 0?
(CBnSTR)
No
Yes
SCKBn pin input
started?
Remarks 1. The broken lines indicate the hardware processing.
2. The numbers in this figure correspond to the processing numbers in (2) Operation timing.
3. n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 581
(2) Operation timing
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
SCKBn pin
CBnTSF bit
(1)
(2)
(4)
(3) (5) (6) (7) (8) (9) (11) (13)(10)
SIBn pin
INTCBnR signal
CBnSCE bit
SIBn pin capture
timing
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
(1) Write 07H to the CBnCTL1 register, and select communication type 1, communication clock (fCCLK) =
external clock (SCKBn), and slave mode.
(2) Write 00H to the CBnCTL2 register, and set the transfer data length to 8 bits.
(3) Write A3H to the CBnCTL0 register, and select the reception mode, MSB first, and continuous transfer
mode at the same time as enabling the operation of the communication clock (fCCLK).
(4) The CBnSTR.CBnTSF bit is set to 1 by performing a dummy read of the CBnRX register, and the
device waits for a serial clock input.
(5) When a serial clock is input, capture the receive data of the SIBn pin in synchronization with the serial
clock.
(6) When reception is completed, the reception completion interrupt request signal (INTCBnR) is
generated, and reading of the CBnRX register is enabled.
(7) When a serial clock is input in the CBnCTL0.CBnSCE bit = 1 status, continuous reception is started.
(8) To end continuous reception with the current reception, write the CBnSCE bit = 0.
(9) Read the CBnRX register.
(10) When reception is completed, the INTCBnR signal is generated, and reading of the CBnRX register is
enabled. When the CBnSCE bit = 0 is set before communication completion, clear the CBnTSF bit to
0 to end the receive operation.
(11) Read the CBnRX register.
(12) If an overrun error occurs, write the CBnSTR.CBnOVE bit = 0, and clear the error flag.
(13) To release the reception enable status, write the CBnCTL0.CBnPWR bit = 0 and the
CBnCTL0.CBnRXE bit = 0 after checking that the CBnTSF bit = 0.
Remark n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
582
16.6.12 Continuous transfer mode (slave mode, transmission/reception mode)
MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (CBnCTL1.CBnCKP and CBnCTL1.CBnDAP bits =
00), communication clock (fCCLK) = external clock (SCKBn) (CBnCTL1.CBnCKS2 to CBnCTL1.CBnCKS0 bits = 111),
transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0000)
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 583
(1) Operation flow
START
END
Yes
No
Is receive data
last data?
Yes
No
Write CBnTX register
CBnOVE bit = 0
(CBnSTR)
Read CBnRX register
Read CBnRX register
CBnCTL1 register ← 07H
CBnCTL2 register ← 00H
CBnCTL0 register ← E3H
No
Yes
(1), (2), (3)
(4)
(5)
(7) (11)
(9)
(7)
(8)
(13)
(12)
(13)
(14)
(15)
(15)
(10)
No
Yes
CBnTSF bit = 0?
(CBnSTR)
Write CBnTX register
Yes
No
Is data being transmitted
last data?
Start transmission/reception
CBnCTL0 register ← 00H
CBnOVE bit = 1?
(CBnSTR)
INTCBnR interrupt
generated?
(6), (11) No
Yes
INTCBnT interrupt
generated?
(4) No
Yes
SCKBn pin input
started?
Remarks 1. The broken lines indicate the hardware processing.
2. The numbers in this figure correspond to the processing numbers in (2) Operation timing.
3. n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
584
(2) Operation timing
(1/2)
SCKBn pin
CBnTSF bit
(1)
(2)
(3)
(4) (5) (6) (7) (8) (9) (10) (11) (13) (15)(12)
SIBn pin
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
SOBn pin
INTCBnT signal
INTCBnR signal
SIBn pin capture
timing
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
(1) Write 07H to the CBnCTL1 register, and select communication type 1, communication clock (fCCLK) =
external clock (SCKBn), and slave mode.
(2) Write 00H to the CBnCTL2 register, and set the transfer data length to 8 bits.
(3) Write E3H to the CBnCTL0 register, and select the transmission/reception mode, MSB first, and
continuous transfer mode at the same time as enabling the operation of the communication clock
(fCCLK).
(4) The CBnSTR.CBnTSF bit is set to 1 by writing the transmit data to the CBnTX register, and the device
waits for a serial clock input.
(5) When a serial clock is input, output the transmit data to the SOBn pin in synchronization with the serial
clock, and capture the receive data of the SIBn pin.
(6) When transfer of the transmit data from the CBnTX register to the shift register is completed and
writing to the CBnTX register is enabled, the transmission enable interrupt request signal (INTCBnT) is
generated.
(7) To continue transmission, write the transmit data to the CBnTX register again after the INTCBnT signal
is generated.
(8) When reception of the transfer data length set with the CBnCTL2 register is completed, the reception
completion interrupt request signal (INTCBnR) is generated, and reading of the CBnRX register is
enabled.
(9) When a serial clock is input continuously, continuous transmission/reception is started.
(10) Read the CBnRX register.
(11) When transfer of the transmit data from the CBnTX register to the shift register is completed and
writing to the CBnTX register is enabled, the INTCBnT signal is generated. To end continuous
transmission/reception with the current transmission/reception, do not write to the CBnTX register.
Remark n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 585
(2/2)
(12) When the clock of the transfer data length set with the CBnCTL2 register is input without writing to the
CBnTX register, the INTCBnR signal is generated. Clear the CBnTSF bit to 0 to end
transmission/reception.
(13) When the INTCBnR signal is generated, read the CBnRX register.
(14) If an overrun error occurs, write the CBnSTR.CBnOVE bit = 0, and clear the error flag.
(15) To release the transmission/reception enable status, write the CBnCTL0.CBnPWR bit = 0, the
CBnCTL0.CBnTXE bit = 0, and the CBnCTL0.CBnRXE bit = 0 after checking that the CBnTSF bit = 0.
Remark n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
586
16.6.13 Reception error
When transfer is performed with reception enabled (CBnCTL0.CBnRXE bit = 1) in the continuous transfer mode,
the reception completion interrupt request signal (INTCBnR) is generated again when the next receive operation is
completed before the CBnRX register is read after the INTCBnR signal is generated, and the overrun error flag
(CBnSTR.CBnOVE) is set to 1.
Even if an overrun error has occurred, the previous receive data is lost since the CBnRX register is updated. Even
if a reception error has occurred, the INTCBnR signal is generated again upon the next reception completion if the
CBnRX register is not read.
To avoid an overrun error, complete reading the CBnRX register until one half clock before sampling the last bit of
the next receive data from the INTCBnR signal generation.
(1) Operation timing
SCKBn pin
CBnRX register
read signal
(1) (2) (4)
01H 02H 05H 0AH 15H 2AH 55H AAH 00H 01H 02H 05H 0AH 15H 2AH 55H
Shift register
AAH 55H
CBnRX register
SIBn pin
INTCBnR signal
CBnOVE bit
SIBn pin capture
timing
(3)
(1) Start continuous transfer.
(2) Completion of the first transfer
(3) The CBnRX register cannot be read until one half clock before the completion of the second transfer.
(4) An overrun error occurs, and the reception completion interrupt request signal (INTCBnR) is
generated, and then the overrun error flag (CBnSTR.CBnOVE) is set to 1. The receive data is
overwritten.
Remark n = 0 to 4
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 587
16.6.14 Clock timing
(1/2)
(i) Communication type 1 (CBnCKP and CBnDAP bits = 00)
D6 D5 D4 D3 D2 D1
SCKBn pin
SIBn capture
Reg-R/W
SOBn pin
INTCBnT
interrupt
Note 1
INTCBnR
interrupt
Note 2
CBnTSF bit
D0D7
(ii) Communication type 3 (CBnCKP and CBnDAP bits = 10)
D6 D5 D4 D3 D2 D1 D0D7
SCKBn pin
SIBn capture
Reg-R/W
SOBn pin
INTCBnT
interruptNote 1
INTCBnR
interruptNote 2
CBnTSF bit
Notes 1. The INTCBnT interrupt is set when the data written to the CBnTX register is transferred to the data
shift register in the continuous transmission or continuous transmission/reception mode. In the
single transmission or single transmission/reception mode, the INTCBnT interrupt request signal is
not generated, but the INTCBnR interrupt request signal is generated upon end of communication.
2. The INTCBnR interrupt occurs if reception is correctly ended and receive data is ready in the
CBnRX register while reception is enabled. In the single mode, the INTCBnR interrupt request
signal is generated even in the transmission mode, upon end of communication.
Caution In single transfer mode, writing to the CBnTX register with the CBnTSF bit set to 1 is ignored.
This has no influence on the operation during transfer.
For example, if the next data is written to the CBnTX register when DMA is started by
generating the INTCBnR signal, the written data is not transferred because the CBnTSF bit is
set to 1.
Use the continuous transfer mode, not the single transfer mode, for such applications.
<R>
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
588
(2/2)
(iii) Communication type 2 (CBnCKP and CBnDAP bits = 01)
D6 D5 D4 D3 D2 D1 D0D7
SCKBn pin
SIBn capture
Reg-R/W
SOBn pin
INTCBnT
interrupt
Note 1
INTCBnR
interrupt
Note 2
CBnTSF bit
(iv) Communication type 4 (CBnCKP and CBnDAP bits = 11)
D6 D5 D4 D3 D2 D1 D0D7
SCKBn pin
SIBn capture
Reg-R/W
SOBn pin
INTCBnT
interrupt
Note 1
INTCBnR
interrupt
Note 2
CBnTSF bit
Notes 1. The INTCBnT interrupt is set when the data written to the CBnTX register is transferred to the data
shift register in the continuous transmission or continuous transmission/reception modes. In the
single transmission or single transmission/reception modes, the INTCBnT interrupt request signal is
not generated, but the INTCBnR interrupt request signal is generated upon end of communication.
2. The INTCBnR interrupt occurs if reception is correctly ended and receive data is ready in the
CBnRX register while reception is enabled. In the single mode, the INTCBnR interrupt request
signal is generated even in the transmission mode, upon end of communication.
Caution In single transfer mode, writing to the CBnTX register with the CBnTSF bit set to 1 is ignored.
This has no influence on the operation during transfer.
For example, if the next data is written to the CBnTX register when DMA is started by
generating the INTCBnR signal, the written data is not transferred because the CBnTSF bit is
set to 1.
Use the continuous transfer mode, not the single transfer mode, for such applications.
<R>
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 589
16.7 Output Pins
(1) SCKBn pin
When CSIBn operation is disabled (CBnCTL0.CBnPWR bit = 0), the SCKBn pin output status is as follows.
CBnCKP CBnCKS2 CBnCKS1 CBnCKS0 SCKBn Pin Output
1 1 1 High impedance 0
Other than above Fixed to high level
1 1 1 High impedance 1
Other than above Fixed to low level
Remarks 1. The output level of the SCKBn pin changes if any of the CBnCTL1.CBnCKP and CBnCKS2 to
CBnCKS0 bits is rewritten.
2. n = 0 to 4
(2) SOBn pin
When CSIBn operation is disabled (CBnPWR bit = 0), the SOBn pin output status is as follows.
CBnTXE CBnDAP CBnDIR SOBn Pin Output
0 × × Fixed to low level
0 × SOBn latch value (low level)
0 CBnTX0 value (MSB)
1
1
1 CBnTX0 value (LSB)
Remarks 1. The SOBn pin output changes when any one of the
CBnCTL0.CBnTXE, CBnCTL0.CBnDIR bits, and
CBnCTL1.CBnDAP bit is rewritten.
2. ×: Don’t care
3. n = 0 to 4
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
590
16.8 Baud Rate Generator
The BRG1 to BRG3 and CSIB0 to CSIB4 baud rate generators are connected as shown in the following block
diagram.
CSIB0
CSIB1
CSIB2
CSIB3
CSIB4
BRG1
BRG2
BRG3
f
X
f
X
f
X
f
BRG1
f
BRG2
f
BRG3
(1) BRGm Prescaler mode registers (PRSM)
The PRSM1 to PRSM3 registers control generation of the baud rate signal for CSIB.
These registers can be read or written in 8-bit or 1-bit units.
Reset sets these registers to 00H.
0PRSMm
(m = 1 to 3)
0 0 BGCEm 0 0 BGCSm1 BGCSm0
Disabled
Enabled
BGCEm
0
1
Baud rate output
f
XX
f
XX
/2
f
XX
/4
f
XX
/8
Setting value (k)
0
1
2
3
BGCSm1
0
0
1
1
BGCSm0
0
1
0
1
Input clock selection (f
BGCSm
)
After reset: 00H R/W Address: PRSM1 FFFFF320H, PRSM2 FFFFF324H,
PRSM3 FFFFF328H
< >
Cautions 1. Do not rewrite the PRSMm register during operation.
2. Set the PRSMm register before setting the BGCEm bit to 1.
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD 591
(2) BRGm Prescaler compare registers m (PRSCMm)
The PRSCM1 to PRSCM3 registers are 8-bit compare registers.
These registers can be read or written in 8-bit units.
Reset sets these registers to 00H.
PRSCMm7
PRSCMm
PRSCMm6 PRSCMm5 PRSCMm4 PRSCMm3 PRSCMm2 PRSCMm1 PRSCMm0
After reset: 00H R/W Address: PRSCM1 FFFFF321H, PRSCM2 FFFFF325H,
PRSCM3 FFFFF329H
Cautions 1. Do not rewrite the PRSCMm register during operation.
2. Set the PRSCMm register before setting the PRSMm.BGCEm bit to 1.
16.8.1 Baud rate generation
The transmission/reception clock is generated by dividing the main clock. The baud rate generated from the main
clock is obtained by the following equation.
f
BRGm =
Caution Set fBRGm to 8 MHz or lower.
Remark f
BRGm: BRGm count clock
f
XX: Main clock frequency
k: PRSMm register setting value = 0 to 3
N: PRSCMm register setting value = 1 to 256
However, N = 256 only when PRSCMm register is set to 00H.
m = 1 to 3
fXX
2k+1 × N
<R>
CHAPTER 16 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)
User’s Manual U16541EJ5V1UD
592
16.9 Cautions
(1) When transferring transmit data and receive data using DMA transfer, error processing cannot be performed
even if an overrun error occurs during serial transfer. Check that the no overrun error has occurred by
reading the CBnSTR.CBnOVE bit after DMA transfer has been completed.
(2) In regards to registers that are forbidden from being rewritten during operations (CBnCTL0.CBnPWR bit is 1),
if rewriting has been carried out by mistake during operations, set the CBnCTL0.CBnPWR bit to 0 once, then
initialize CSIBn.
Registers to which rewriting during operation are prohibited are shown below.
• CBnCTL0 register: CBnTXE, CBnRXE, CBnDIR, CBnTMS bits
• CBnCTL1 register: CBnCKP, CBnDAP, CBnCKS2 to CBnCKS0 bits
• CBnCTL2 register: CBnCL3 to CBnCL0 bits
(3) In communication type 2 or 4 (CBnCTL1.CBnDAP bit = 1), the CBnSTR.CBnTSF bit is cleared half an SCKBn
clock after occurrence of a reception completion interrupt (INTCBnR).
In the single transfer mode, writing the next transmit data is ignored during communication (CBnTSF bit = 1),
and the next communication is not started. Also if receive-only communication (CBnCTL0.CBnTXE bit = 0,
CBnCTL0.CBnRXE bit = 1) is set, the next communication is not started even if the receive data is read during
communication (CBnTSF bit = 1).
Therefore, when using the single transfer mode with communication type 2 or 4 (CBnDAP bit = 1), pay
particular attention to the following.
• To start the next transmission, confirm that CBnTSF bit = 0 and then write the transmit data to the CBnTX
register.
• To perform the next reception continuously when receive-only communication (CBnTXE bit = 0, CBnRXE bit
= 1) is set, confirm that CBnTSF bit = 0 and then read the CBnRX register.
Or, use the continuous transfer mode instead of the single transfer mode. Use of the continuous transfer mode
is recommended especially for using DMA.
Remark n = 0 to 4
User’s Manual U16541EJ5V1UD 593
CHAPTER 17 I2C BUS
The contents of this chapter only apply to I2C bus version (Y products).
To use the I2C bus function, use the P38/SDA00, P40/SDA01, and P90/SDA02 pins as the serial
tranmit/receive data I/O pins, and the P39/SCL00, P41/SCL01, and P91/SCL02 pins as the serial clock I/O
pins, and set them to N-ch open-drain output.
17.1 Mode Switching of I2C Bus and Other Serial Interfaces
17.1.1 UARTA2 and I2C00 mode switching
In the V850ES/SG2 and V850ES/SG2-H, UARTA2 and I2C00 are alternate functions of the same pin and therefore
cannot be used simultaneously. Set I2C00 in advance, using the PMC3 and PFC3 registers, before use.
Caution The transmit/receive operation of UARTA2 and I2C00 is not guaranteed if these functions are
switched during transmission or reception. Be sure to disable the one that is not used.
Figure 17-1. UARTA2 and I2C00 Mode Switch Settings
PMC3
After reset: 0000H R/W Address: FFFFF446H, FFFFF447H
PMC37 PMC36 PMC35 PMC34 PMC33 PMC32 PMC31 PMC30
0 0 0 0 0 0 PMC39 PMC38
89101112131415
PFC3
After reset: 0000H R/W Address: FFFFF466H, FFFFF467H
0 0 0 0 0 0 PFC39 PFC38
PFC37 PFC36 PFC35 PFC34 PFC33 PFC32 PFC31 PFC30
89101112131415
Port I/O mode
UARTA2 mode
I2C00 mode
PMC3n
0
1
1
Operation mode
PFC3n
×
0
1
Remarks 1. n = 8, 9
2. × = don’t care
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
594
17.1.2 CSIB0 and I2C01 mode switching
In the V850ES/SG2 and V850ES/SG2-H, CSIB0 and I2C01 are alternate functions of the same pin and therefore
cannot be used simultaneously. Set I2C01 in advance, using the PMC4 and PFC4 registers, before use.
Caution The transmit/receive operation of CSIB0 and I2C01 is not guaranteed if these functions are
switched during transmission or reception. Be sure to disable the one that is not used.
Figure 17-2. CSIB0 and I2C01 Mode Switch Settings
Port I/O mode
CSIB0 mode
I
2
C01 mode
PMC4n
0
1
1
Operation mode
PFC4n
×
0
1
0PMC4 0 0 0 0 PMC42 PMC41 PMC40
After reset: 00H R/W Address: FFFFF448H
PFC4
After reset: 00H R/W Address: FFFFF468H
0 0 0 0 0 0 PFC41 PFC40
Remarks 1. n = 0, 1
2. × = don’t care
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 595
17.1.3 UARTA1 and I2C02 mode switching
In the V850ES/SG2 and V850ES/SG2-H, UARTA1 and I2C02 are alternate functions of the same pin and therefore
cannot be used simultaneously. Set I2C02 in advance, using the PMC9, PFC9, and PMCE9 registers, before use.
Caution The transmit/receive operation of UARTA1 and I2C02 is not guaranteed if these functions are
switched during transmission or reception. Be sure to disable the one that is not used.
Figure 17-3. UARTA1 and I2C02 Mode Switch Settings
PMC9
After reset: 0000H R/W Address: FFFFF452H, FFFFF453H
PMC97 PMC96 PMC95 PMC94 PMC93 PMC92 PMC91 PMC90
PMC915 PMC914 PMC913 PMC912 PMC911 PMC910 PMC99 PMC98
89101112131415
PFC9
After reset: 0000H R/W Address: FFFFF472H, FFFFF473H
PFC915 PFC914 PFC913 PFC912 PFC911 PFC910 PFC99 PFC98
PFC97 PFC96 PFC95 PFC94 PFC93 PFC92 PFC91 PFC90
89101112131415
PFCE915 PFCE914 0 0 0 0 0 0
PFCE97 PFCE96 PFCE95 PFCE94 PFCE93 PFCE92 PFCE91 PFCE90
89101112131415
PFCE9
After reset: 0000H R/W Address: FFFFF712H, FFFFF713H
UARTA1 mode
I
2
C02 mode
PMC9n
1
1
Operation mode
PFCE9n
1
1
PFC9n
0
1
Remark n = 0, 1
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
596
17.2 Features
I2C00 to I2C02 have the following two modes.
• Operation stopped mode
• I
2C (Inter IC) bus mode (multimasters supported)
(1) Operation stopped mode
In this mode, serial transfers are not performed, thus enabling a reduction in power consumption.
(2) I2C bus mode (multimaster support)
This mode is used for 8-bit data transfers with several devices via two lines: a serial clock pin (SCL0n) and a
serial data bus pin (SDA0n).
This mode complies with the I2C bus format and the master device can generate “start condition”, “address”,
“transfer direction specification”, “data”, and “stop condition” data to the slave device via the serial data bus.
The slave device automatically detects the received statuses and data by hardware. This function can simplify
the part of an application program that controls the I2C bus.
Since SCL0n and SDA0n pins are used for N-ch open-drain outputs, I2C0n requires pull-up resistors for the
serial clock line and the serial data bus line.
Remark n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 597
17.3 Configuration
The block diagram of the I2C0n is shown below.
Figure 17-4. Block Diagram of I2C0n
Internal bus
IIC status register n (IICSn)
IIC control register n
(IICCn)
SO latch
IICEn
DQ CLn1,
CLn0
TRCn
DFCn
DFCn
SDA0n
SCL0n
Output control
INTIICn
IIC shift register n
(IICn)
IICCn.STTn, SPTn
IICSn.MSTSn, EXCn, COIn
IICSn.MSTSn,
EXCn, COIn
LRELn
WRELn
SPIEn
WTIMn
ACKEn
STTn SPTn
MSTSn
ALDn EXCn COIn TRCn
ACKDn
STDn SPDn
Internal bus
CLDn DADn SMCn DFCn CLn1 CLn0 CLXn
IIC clock select
register n (IICCLn)
STCFn
IICBSYn STCENn IICRSVn
IIC flag register n
(IICFn)
IIC function expansion
register n (IICXn)
fxx
IIC division clock select
register m (OCKSm)
fxx to fxx/5
OCKSTHmOCKSENm OCKSm1 OCKSm0
Clear
Slave address
register n (SVAn)
Match
signal
Set
Noise
eliminator
IIC shift
register n (IICn)
Data
retention time
correction
circuit
N-ch open-drain
output
Acknowledge detector
Acknowledge
generator
Start condition
detector
Stop condition
detector
Serial clock counter
Serial clock
controller
Noise
eliminator
N-ch open-drain
output
Start
condition
generator
Stop
condition
generator
Wakeup controller
Interrupt request
signal generator
Serial clock
wait controller
Bus status
detector
Prescaler
Prescaler
Remark n = 0 to 2
m = 0, 1
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
598
A serial bus configuration example is shown below.
Figure 17-5. Serial Bus Configuration Example Using I2C Bus
SDA
SCL
SDA
+VDD+VDD
SCL
SDA
SCL
Slave CPU3
Address 3
SDA
SCL
Slave IC
Address 4
SDA
SCL
Slave IC
Address N
Master CPU1
Slave CPU1
Address 1
Serial data bus
Serial clock
Master CPU2
Slave CPU2
Address 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 599
I2C0n includes the following hardware (n = 0 to 2).
Table 17-1. Configuration of I2C0n
Item Configuration
Registers IIC shift register n (IICn)
Slave address register n (SVAn)
Control registers IIC control register n (IICCn)
IIC status register n (IICSn)
IIC flag register n (IICF0n)
IIC clock select register n (IICCLn)
IIC function expansion register n (IICXn)
IIC division clock select registers 0, 1 (OCKS0, OCKS1)
(1) IIC shift register n (IICn)
The IICn register converts 8-bit serial data into 8-bit parallel data and vice versa, and can be used for both
transmission and reception (n = 0 to 2).
Write and read operations to the IICn register are used to control the actual transmit and receive operations.
This register can be read or written in 8-bit units.
Reset input clears this register to 00H.
(2) Slave address register n (SVAn)
The SVAn register sets local addresses when in slave mode (n = 0 to 2).
This register can be read or written in 8-bit units.
Reset input clears this register to 00H.
(3) SO latch
The SO latch is used to retain the output level of the SDA0n pin (n = 0 to 2).
(4) Wakeup controller
This circuit generates an interrupt request signal (INTIICn) when the address received by this register matches
the address value set to the SVAn register or when an extension code is received (n = 0 to 2).
(5) Prescaler
This selects the sampling clock to be used.
(6) Serial clock counter
This counter counts the serial clocks that are output and the serial clocks that are input during transmit/receive
operations and is used to verify that 8-bit data was transmitted or received.
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
600
(7) Interrupt request signal generator
This circuit controls the generation of interrupt request signals (INTIICn).
An I2C interrupt is generated following either of two triggers.
• Falling edge of eighth or ninth clock of the serial clock (set by IICCn.WTIMn bit)
• Interrupt occurrence due to stop condition detection (set by IICCn.SPIEn bit)
Remark n = 0 to 2
(8) Serial clock controller
In master mode, this circuit generates the clock output via the SCL0n pin from the sampling clock (n = 0 to 2).
(9) Serial clock wait controller
This circuit controls the wait timing.
(10) ACK generator, stop condition detector, start condition detector, and ACK detector
These circuits are used to generate and detect various statuses.
(11) Data hold time correction circuit
This circuit generates the hold time for data corresponding to the falling edge of the SCL0n pin.
(12) Start condition generator
A start condition is generated when the IICCn.STTn bit is set.
However, in the communication reservation disabled status (IICFn.IICRSVn bit = 1), this request is ignored
and the IICFn.STCFn bit is set to 1 if the bus is not released (IICFn.IICBSYn bit = 1).
(13) Stop condition generator
A stop condition is generated when the IICCn.SPTn bit is set (1).
(14) Bus status detector
Whether the bus is released or not is ascertained by detecting a start condition and stop condition.
However, the bus status cannot be detected immediately after operation, so set the bus status detector to the
initial status by using the IICFn.STCENn bit.
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 601
17.4 Registers
I2C00 to I2C02 are controlled by the following registers.
• IIC control registers 0 to 2 (IICC0 to IICC2)
• IIC status registers 0 to 2 (IICS0 to IICS2)
• IIC flag registers 0 to 2 (IICF0 to IICF2)
• IIC clock select registers 0 to 2 (IICCL0 to IICCL2)
• IIC function expansion registers 0 to 2 (IICX0 to IICX2)
• IIC division clock select registers 0, 1 (OCKS0, OCKS1)
The following registers are also used.
• IIC shift registers 0 to 2 (IIC0 to IIC2)
• Slave address registers 0 to 2 (SVA0 to SVA2)
Remark For the alternate-function pin settings, see Table 4-15 Using Port Pin as Alternate-Function Pin.
(1) IIC control registers 0 to 2 (IICC0 to IICC2)
The IICC0 to IICC2 registers enable/stop I2C0n operations, set the wait timing, and set other I2C operations (n
= 0 to 2).
These registers can be read or written in 8-bit or 1-bit units. However, set the SPIEn, WTIMn, and ACKEn bits
when the IICEn bit is 0 or during the wait period. When setting the IICEn bit from “0” to “1”, these bits can also
be set at the same time.
Reset sets these registers to 00H.
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
602
(1/4)
After reset: 00H R/W Address: IICC0 FFFFFD82H, IICC1 FFFFFD92H, IICC2 FFFFFDA2H
<7> <6> <5> <4> <3> <2> <1> <0>
IICCn IICEn LRELn WRELn SPIEn WTIMn ACKEn STTn SPTn
(n = 0 to 2)
IICEn Specification of I2Cn operation enable/disable
0 Operation stopped. IICSn register resetNote 1. Internal operation stopped.
1 Operation enabled.
Be sure to set this bit to 1 when the SCL0n and SDA0n lines are high level.
Condition for clearing (IICEn bit = 0) Condition for setting (IICEn bit = 1)
• Cleared by instruction
• After reset
• Set by instruction
LRELnNote 2 Exit from communications
0 Normal operation
1 This exits from the current communication operation and sets standby mode. This setting is
automatically cleared after being executed. Its uses include cases in which a locally irrelevant
extension code has been received.
The SCL0n and SDA0n lines are set to high impedance.
The STTn and SPTn bits and the MSTSn, EXCn, COIn, TRCn, ACKDn, and STDn bits of the IICSn
register are cleared.
The standby mode following exit from communications remains in effect until the following communication entry
conditions are met.
• After a stop condition is detected, restart is in master mode.
• An address match occurs or an extension code is received after the start condition.
Condition for clearing (LRELn bit = 0) Condition for setting (LRELn bit = 1)
• Automatically cleared after execution
• After reset
• Set by instruction
WRELnNote 2 Wait state cancellation control
0 Wait state not canceled
1 Wait state canceled. This setting is automatically cleared after wait state is canceled.
Condition for clearing (WRELn bit = 0) Condition for setting (WRELn bit = 1)
• Automatically cleared after execution
• After reset
• Set by instruction
Notes 1. The IICSn register, IICFn.STCFn and IICFn.IICBSYn bits, and IICCLn.CLDn and IICCLn.DADn
bits are reset.
2. This flag’s signal is invalid when the IICEn bit = 0.
Caution If the I2Cn operation is enabled (IICEn bit = 1) when the SCL0n line is high level and the
SDA0n line is low level, the start condition is detected immediately. To avoid this, after
enabling the I2Cn operation, immediately set the LRELn bit to 1 with a bit manipulation
instruction.
Remark The LRELn and WRELn bits are 0 when read after the data has been set.
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 603
(2/4)
SPIEnNote Enable/disable generation of interrupt request when stop condition is detected
0 Disabled
1 Enabled
Condition for clearing (SPIEn bit = 0) Condition for setting (SPIEn bit = 1)
• Cleared by instruction
• After reset
• Set by instruction
WTIMnNote Control of wait state and interrupt request generation
0 Interrupt request is generated at the eighth clock’s falling edge.
Master mode: After output of eight clocks, clock output is set to low level and the wait state is set.
Slave mode: After input of eight clocks, the clock is set to low level and the wait state is set for the
master device.
1 Interrupt request is generated at the ninth clock’s falling edge.
Master mode: After output of nine clocks, clock output is set to low level and the wait state is set.
Slave mode: After input of nine clocks, the clock is set to low level and the wait state is set for the
master device.
During address transfer, an interrupt occurs at the falling edge of the ninth clock regardless of this bit setting. This
bit setting becomes valid when the address transfer is completed. In master mode, a wait state is inserted at the
falling edge of the ninth clock during address transfer. For a slave device that has received a local address, a wait
state is inserted at the falling edge of the ninth clock after ACK is generated. When the slave device has received
an extension code, however, a wait state is inserted at the falling edge of the eighth clock.
Condition for clearing (WTIMn bit = 0) Condition for setting (WTIMn bit = 1)
• Cleared by instruction
• After reset
• Set by instruction
ACKEnNote Acknowledgment control
0 Acknowledgment disabled.
1 Acknowledgment enabled. During the ninth clock period, the SDA0n line is set to low level.
The ACKEn bit setting is invalid for address reception. In this case, ACK is generated when the addresses match.
However, the ACKEn bit setting is valid for reception of the extension code.
Condition for clearing (ACKEn bit = 0) Condition for setting (ACKEn bit = 1)
• Cleared by instruction
• After reset
• Set by instruction
Note This flag’s signal is invalid when the IICEn bit = 0.
Remark n = 0 to 2
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
604
(3/4)
STTn Start condition trigger
0 Start condition is not generated.
1 When bus is released (in STOP mode):
A start condition is generated (for starting as master). The SDA0n line is changed from high level to
low level while the SCLn line is high level and then the start condition is generated. Next, after the
rated amount of time has elapsed, the SCL0n line is changed to low level (wait state).
During communication with a third party:
• If the communication reservation function is enabled (IICFn.IICRSVn bit = 0)
• This trigger functions as a start condition reserve flag. When set to 1, it releases the bus and
then automatically generates a start condition.
• If the communication reservation function is disabled (IICRSVn = 1)
• The IICFn.STCFn bit is set to 1 and information set (1) to the STTn bit is cleared. This trigger
does not generate a start condition.
In the wait state (when master device):
A restart condition is generated after the wait state is released.
Cautions concerning set timing
For master reception: Cannot be set to 1 during transfer. Can be set to 1 only when the ACKEn bit has been
set to 0 and the slave has been notified of final reception.
For master transmission: A start condition cannot be generated normally during the ACK period. Set to 1 during
the wait period that follows output of the ninth clock.
For slave: Even when the communication reservation function is disabled (IICRSVn bit = 1), the
communication reservation status is entered.
• Setting to 1 at the same time as the SPTn bit is prohibited.
• When the STTn bit is set to 1, setting the STTn bit to 1 again is disabled until the setting is cleared to 0.
Condition for clearing (STTn bit = 0) Condition for setting (STTn bit = 1)
• When the STTn bit is set to 1 in the communication
reservation disabled status
• Cleared by loss in arbitration
• Cleared by start condition generation in the master
device
• When the LRELn bit = 1 (communication save)
• When the IICEn bit = 0 (operation stop)
• After reset
• Set by instruction
Remarks 1. The STTn bit is 0 if it is read immediately after data setting.
2. n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 605
(4/4)
SPTn Stop condition trigger
0 Stop condition is not generated.
1 Stop condition is generated (termination of master device’s transfer).
After the SDA0n line goes to low level, either set the SCL0n line to high level or wait until the SCL0n
pin goes to high level. Next, after the rated amount of time has elapsed, the SDA0n line is changed
from low level to high level and a stop condition is generated.
Cautions concerning set timing
For master reception: Cannot be set to 1 during transfer.
Can be set to 1 only when the ACKEn bit has been set to 0 and during the wait period
after the slave has been notified of final reception.
For master transmission: A stop condition cannot be generated normally during the ACK reception period. Set to
1 during the wait period that follows output of the ninth clock.
• Cannot be set to 1 at the same time as the STTn bit.
• The SPTn bit can be set to 1 only when in master modeNote.
• When the WTIMn bit has been set to 0, if the SPTn bit is set to 1 during the wait period that follows output of
eight clocks, note that a stop condition will be generated during the high-level period of the ninth clock.
The WTIMn bit should be changed from 0 to 1 during the wait period following output of eight clocks, and the
SPTn bit should be set to 1 during the wait period that follows output of the ninth clock.
• When the SPTn bit is set to 1, setting the SPTn bit to 1 again is disabled until the setting is cleared to 0.
Condition for clearing (SPTn bit = 0) Condition for setting (SPTn bit = 1)
• Cleared by loss in arbitration
• Automatically cleared after stop condition is detected
• When the LRELn bit = 1 (communication save)
• When the IICEn bit = 0 (operation stop)
• After reset
• Set by instruction
Note Set the SPTn bit to 1 only in master mode. However, when the IICRSVn bit is 0, the SPTn bit must be
set to 1 and a stop condition generated before the first stop condition is detected following the switch to
the operation enabled status. For details, see 17.15 Cautions.
Caution When the TRCn bit = 1, the WRELn bit is set to 1 during the ninth clock and the wait state
is canceled, after which the TRCn bit is cleared to 0 and the SDA0n line is set to high
impedance.
Remarks 1. The SPTn bit is 0 if it is read immediately after data setting.
2. n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
606
(2) IIC status registers 0 to 2 (IICS0 to IICS2)
The IICS0 to IICS2 registers indicate the status of the I2C0n bus (n = 0 to 2).
These registers are read-only, in 8-bit or 1-bit units. However, the IICSn register can only be read when the
IICCn.STTn bit is 1 or during the wait period.
Reset sets these registers to 00H.
Caution Accessing the IICSn register is prohibited in the following statuses. For details, see 3.4.9 (2)
Accessing specific on-chip peripheral I/O registers.
• When the CPU operates with the subclock and the main clock oscillation is stopped
• When the CPU operates with the internal oscillation clock
(1/3)
After reset: 00H R Address: IICS0 FFFFFD86H, IICS1 FFFFFD96H, IICS2 FFFFFDA6H
<7> <6> <5> <4> <3> <2> <1> <0>
IICSn MSTSn ALDn EXCn COIn TRCn ACKDn STDn SPDn
(n = 0 to 2)
MSTSn Master device status
0 Slave device status or communication standby status
1 Master device communication status
Condition for clearing (MSTSn bit = 0) Condition for setting (MSTSn bit = 1)
• When a stop condition is detected
• When the ALDn bit = 1 (arbitration loss)
• Cleared by LRELn bit = 1 (communication save)
• When the IICEn bit changes from 1 to 0 (operation
stop)
• After reset
• When a start condition is generated
ALDn Arbitration loss detection
0 This status means either that there was no arbitration or that the arbitration result was a “win”.
1 This status indicates the arbitration result was a “loss”. The MSTSn bit is cleared to 0.
Condition for clearing (ALDn bit = 0) Condition for setting (ALDn bit = 1)
• Automatically cleared after the IICSn register is
readNote
• When the IICEn bit changes from 1 to 0 (operation
stop)
• After reset
• When the arbitration result is a “loss”.
EXCn Detection of extension code reception
0 Extension code was not received.
1 Extension code was received.
Condition for clearing (EXCn bit = 0) Condition for setting (EXCn bit = 1)
• When a start condition is detected
• When a stop condition is detected
• Cleared by LRELn bit = 1 (communication save)
• When the IICEn bit changes from 1 to 0 (operation
stop)
• After reset
• When the higher four bits of the received address
data are either “0000” or “1111” (set at the rising
edge of the eighth clock).
Note The ALDn bit is also cleared when a bit manipulation instruction is executed for another bit in the
IICSn register.
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 607
(2/3)
COIn Matching address detection
0 Addresses do not match.
1 Addresses match.
Condition for clearing (COIn bit = 0) Condition for setting (COIn bit = 1)
• When a start condition is detected
• When a stop condition is detected
• Cleared by LRELn bit = 1 (communication save)
• When the IICEn bit changes from 1 to 0 (operation
stop)
• After reset
• When the received address matches the local
address (SVAn register) (set at the rising edge of the
eighth clock).
TRCn Transmit/receive status detection
0 Receive status (other than transmit status). The SDA0n line is set to high impedance.
1 Transmit status. The value in the SO latch is enabled for output to the SDA0n line (valid starting at
the falling edge of the first byte’s ninth clock).
Condition for clearing (TRCn bit = 0) Condition for setting (TRCn bit = 1)
• When a stop condition is detected
• Cleared by LRELn bit = 1 (communication save)
• When the IICEn bit changes from 1 to 0 (operation
stop)
• Cleared by IICCn.WRELn bit = 1Note
• When the ALDn bit changes from 0 to 1 (arbitration
loss)
• After reset
Master
• When “1” is output to the first byte’s LSB (transfer
direction specification bit)
Slave
• When a start condition is detected
When not used for communication
Master
• When a start condition is generated
• When “0” is output to the first byte’s LSB (transfer
direction specification bit)
Slave
• When “1” is input by the first byte’s LSB (transfer
direction specification bit)
ACKDn ACK detection
0 ACK was not detected.
1 ACK was detected.
Condition for clearing (ACKDn bit = 0) Condition for setting (ACKD bit = 1)
• When a stop condition is detected
• At the rising edge of the next byte’s first clock
• Cleared by LRELn bit = 1 (communication save)
• When the IICEn bit changes from 1 to 0 (operation
stop)
• After reset
• After the SDA0n bit is set to low level at the rising
edge of the SCL0n pin’s ninth clock
Note The TRCn bit is cleared to 0 and SDA0n line becomes high impedance when the WRELn bit is set to
1 and the wait state is canceled to 0 at the ninth clock by TRCn bit = 1.
Remark n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
608
(3/3)
STDn Start condition detection
0 Start condition was not detected.
1 Start condition was detected. This indicates that the address transfer period is in effect
Condition for clearing (STDn bit = 0) Condition for setting (STDn bit = 1)
• When a stop condition is detected
• At the rising edge of the next byte’s first clock
following address transfer
• Cleared by LRELn bit = 1 (communication save)
• When the IICEn bit changes from 1 to 0 (operation
stop)
• After reset
• When a start condition is detected
SPDn Stop condition detection
0 Stop condition was not detected.
1 Stop condition was detected. The master device’s communication is terminated and the bus is
released.
Condition for clearing (SPDn bit = 0) Condition for setting (SPDn bit = 1)
• At the rising edge of the address transfer byte’s first
clock following setting of this bit and detection of a
start condition
• When the IICEn bit changes from 1 to 0 (operation
stop)
• After reset
• When a stop condition is detected
Remark n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 609
(3) IIC flag registers 0 to 2 (IICF0 to IICF2)
The IICF0 to IICF2 registers set the I2C0n operation mode and indicate the I2C bus status.
These registers can be read or written in 8-bit or 1-bit units. However, the STCFn and IICBSYn bits are read-
only.
IICRSVn enables/disables the communication reservation function (see 17.14 Communication Reservation).
The initial value of the IICBSYn bit is set by using the STCENn bit (see 17.15 Cautions).
The IICRSVn and STCENn bits can be written only when operation of I2C0n is disabled (IICCn.IICEn bit = 0).
After operation is enabled, IICFn can be read (n = 0 to 2).
Reset sets these registers to 00H.
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
610
After reset: 00H R/WNote Address: IICF0 FFFFFD8AH, IICF1 FFFFFD9AH, IICF2 FFFFFDAAH
<7> <6> 5 4 3 2 <1> <0>
IICFn STCFn IICBSYn 0 0 0 0 STCENn IICRSVn
(n = 0 to 2)
STCFn STTn bit clear
0 Start condition issued
1 Start condition cannot be issued, STTn bit cleared
Condition for clearing (STCFn bit = 0) Condition for setting (STCFn bit = 1)
• Cleared by IICCn.STTn bit = 1
• When the IICCn.IICEn bit = 0
• After reset
• When start condition is not issued and STTn flag is
cleared to 0 during communication reservation is
disabled (IICRSVn bit = 1).
IICBSYn I2C0n bus status
0 Bus released status (default communication status when STCENn bit = 1)
1 Bus communication status (default communication status when STCENn bit = 0)
Condition for clearing (IICBSYn bit = 0) Condition for setting (IICBSYn bit = 1)
• When stop condition is detected
• When the IICEn bit = 0
• After reset
• When start condition is detected
• By setting the IICEn bit when the STCENn bit = 0
STCENn Initial start enable trigger
0 Start conditions cannot be generated until a stop condition is detected following operation enable
(IICEn bit = 1).
1 Start conditions can be generated even if a stop condition is not detected following operation enable
(IICEn bit = 1).
Condition for clearing (STCENn bit = 0) Condition for setting (STCENn bit = 1)
• When start condition is detected
• After reset
• Setting by instruction
IICRSVn Communication reservation function disable bit
0 Communication reservation enabled
1 Communication reservation disabled
Condition for clearing (IICRSVn bit = 0) Condition for setting (IICRSVn bit = 1)
• Clearing by instruction
• After reset
• Setting by instruction
Note Bits 6 and 7 are read-only bits.
Cautions 1. Write the STCENn bit only when operation is stopped (IICEn bit = 0).
2. When the STCENn bit = 1, the bus released status (IICBSYn bit = 0) is recognized
regardless of the actual bus status immediately after the I2Cn bus operation is enabled.
Therefore, to issue the first start condition (STTn bit = 1), it is necessary to confirm
that the bus has been released, so as to not disturb other communications.
3. Write the IICRSVn bit only when operation is stopped (IICEn bit = 0).
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 611
(4) IIC clock select registers 0 to 2 (IICCL0 to IICCL2)
The IICCL0 to IICCL2 registers set the transfer clock for the I2C0n bus.
These registers can be read or written in 8-bit or 1-bit units. However, the CLDn and DADn bits are read-only.
Set the IICCLn register when the IICCn.IICEn bit = 0.
The SMCn, CLn1, and CLn0 bits are set by the combination of the IICXn.CLXn bit and the OCKSTHm,
OCKSm1, and OCKSm0 bits of the OCKSm register (see 17.4 (6) I2C0n transfer clock setting method) (n = 0
to 2, m = 0, 1).
Reset sets these registers to 00H.
After reset: 00H R/WNote Address: IICCL0 FFFFFD84H, IICCL1 FFFFFD94H, IICCL2 FFFFFDA4H
7 6 <5> <4> 3 2 1 0
IICCLn 0 0 CLDn DADn SMCn DFCn CLn1 CLn0
(n = 0 to 2)
CLDn Detection of SCL0n pin level (valid only when IICCn.IICEn bit = 1)
0 The SCL0n pin was detected at low level.
1 The SCL0n pin was detected at high level.
Condition for clearing (CLDn bit = 0) Condition for setting (CLDn bit = 1)
• When the SCL0n pin is at low level
• When the IICEn bit = 0 (operation stop)
• After reset
• When the SCL0n pin is at high level
DADn Detection of SDA0n pin level (valid only when IICEn bit = 1)
0 The SDA0n pin was detected at low level.
1 The SDA0n pin was detected at high level.
Condition for clearing (DADn bit = 0) Condition for setting (DAD0n bit = 1)
• When the SDA0n pin is at low level
• When the IICEn bit = 0 (operation stop)
• After reset
• When the SDA0n pin is at high level
SMCn Operation mode switching
0 Operation in standard mode.
1 Operation in high-speed mode.
DFCn Digital filter operation control
0 Digital filter off.
1 Digital filter on.
The digital filter can be used only in high-speed mode.
In high-speed mode, the transfer clock does not vary regardless of the DFCn bit setting (on/off).
The digital filter is used to eliminate noise in high-speed mode.
Note Bits 4 and 5 of IICCLn are read-only bits.
Caution Be sure to clear bits 7 and 6 of IICCLn to 0.
Remark When the IICCn.IICEn bit = 0, 0 is read when reading the CLDn and DADn bits.
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
612
(5) IIC function expansion registers 0 to 2 (IICX0 to IICX2)
The IICX0 to IICS2 registers set I2C0n function expansion (valid only in the high-speed mode).
These registers can be read or written in 8-bit or 1-bit units.
Setting of the CLXn bit is performed in combination with the SMCn, CLn1, and CLn0 bits of the IICCLn register
and the OCKSTHm, OCKSm1, and OCKSm0 bits of the OCKSm register (see 17.4 (6) I2C0n transfer clock
setting method) (m = 0, 1).
Set the IICXn register when the IICCn.IICEn bit = 0.
Reset sets these registers to 00H.
IICXn
(n = 0 to 2)
After reset: 00H R/W Address: IICX0 FFFFFD85H, IICX1 FFFFFD95H, IICX2 FFFFFDA5H
0 0 0 0 0 0 0 CLXn
< >
(6) I2C0n transfer clock setting method
The I2C0n transfer clock frequency (fSCL) is calculated using the following expression (n = 0 to 2).
fSCL = 1/(m × T + tR + tF)
m = 12, 18, 24, 36, 44, 48, 54, 60, 66, 72, 86, 88, 90, 96, 120, 132, 172, 176, 198, 220, 258, 264, 330,
344, 430 (see Table 17-2 Clock Settings).
T: 1/fXX
tR: SCL0n pin rise time
tF: SCL0n pin fall time
For example, the I2C0n transfer clock frequency (fSCL) when fXX = 19.2 MHz, m = 198, tR = 200 ns, and tF = 50
ns is calculated using following expression.
fSCL = 1/(198 × 52 ns + 200 ns + 50 ns) ≅ 94.7 kHz
m × T + t
R
+ t
F
m/2 × T t
F
t
R
m/2 × T
SCL0n
SCL0n inversion SCL0n inversion SCL0n inversion
The clock to be selected can be set by the combination of the SMCn, CLn1, and CLn0 bits of the IICCLn
register, the CLXn bit of the IICXn register, and the OCKSTHm, OCKSm1, and OCKSm0 bits of the OCKSm
register (n = 0 to 2, m = 0, 1).
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 613
Table 17-2. Clock Settings (1/2)
IICX0 IICCL0
Bit 0 Bit 3 Bit 1 Bit 0
CLX0 SMC0 CL01 CL00
Selection Clock Transfer
Clock
Settable Main Clock
Frequency (fXX) Range
Operating
Mode
fXX (when OCKS0 = 18H set) fXX/44 2.00 MHz ≤ fXX ≤ 4.19 MHz
fXX/2 (when OCKS0 = 10H set) fXX/88 4.00 MHz ≤ fXX ≤ 8.38 MHz
fXX/3 (when OCKS0 = 11H set) fXX/132 6.00 MHz ≤ fXX ≤ 12.57 MHz
fXX/4 (when OCKS0 = 12H set) fXX/176 8.00 MHz ≤ fXX ≤ 16.76 MHz
0 0 0 0
fXX/5 (when OCKS0 = 13H set) fXX/220 10.00 MHz ≤ fXX ≤ 20.95 MHzNote 1
fXX (when OCKS0 = 18H set) fXX/86 4.19 MHz ≤ fXX ≤ 8.38 MHz
fXX/2 (when OCKS0 = 10H set) fXX/172 8.38 MHz ≤ fXX ≤ 16.76 MHz
fXX/3 (when OCKS0 = 11H set) fXX/258 12.57 MHz ≤ fXX ≤ 25.14 MHzNote 1
fXX/4 (when OCKS0 = 12H set) fXX/344 16.76 MHz ≤ fXX ≤ 32.00 MHzNote 1
0 0 0 1
fXX/5 (when OCKS0 = 13H set) fXX/430 20.95 MHz ≤ fXX ≤ 32.00 MHzNote 2
0 0 1 0 fXXNote 3 fXX/86 4.19 MHz ≤ fXX ≤ 8.38 MHz
fXX (when OCKS0 = 18H set) fXX/66 6.40 MHz
fXX/2 (when OCKS0 = 10H set) fXX/132 12.80 MHz
fXX/3 (when OCKS0 = 11H set) fXX/198 19.20 MHz
fXX/4 (when OCKS0 = 12H set) fXX/264 25.60 MHzNote 2
0 0 1 1
fXX/5 (when OCKS0 = 13H set) fXX/330 32.00 MHzNote 2
Standard
mode
(SMC0 bit = 0)
fXX (when OCKS0 = 18H set) fXX/24 4.19 MHz ≤ fXX ≤ 8.38 MHz
fXX/2 (when OCKS0 = 10H set) fXX/48 8.00 MHz ≤ fXX ≤ 16.76 MHz
fXX/3 (when OCKS0 = 11H set) fXX/72 12.00 MHz ≤ fXX ≤ 25.14 MHzNote 1
fXX/4 (when OCKS0 = 12H set) fXX/96 16.00 MHz ≤ fXX ≤ 32.00 MHzNote 1
0 1 0 ×
fXX/5 (when OCKS0 = 13H) fXX/120 20.00 MHz ≤ fXX ≤ 32.00 MHzNote 2
0 1 1 0 fXXNote 3 fXX/24 4.00 MHz ≤ fXX ≤ 8.38 MHz
fXX (when OCKS0 = 18H set) fXX/18 6.40 MHz
fXX/2 (when OCKS0 = 10H set) fXX/36 12.80 MHz
fXX/3 (when OCKS0 = 11H set) fXX/54 19.20 MHz
fXX/4 (when OCKS0 = 12H set) fXX/72 25.60 MHzNote 2
0 1 1 1
fXX/5 (when OCKS0 = 13H set) fXX/90 32.00 MHzNote 2
fXX (when OCKS0 = 18H set) fXX/12 4.00 MHz ≤ fXX ≤ 4.19 MHz
fXX/2 (when OCKS0 = 10H set) fXX/24 8.00 MHz ≤ fXX ≤ 8.38 MHz
fXX/3 (when OCKS0 = 11H set) fXX/36 12.00 MHz ≤ fXX ≤ 12.57 MHz
fXX/4 (when OCKS0 = 12H set) fXX/48 16.00 MHz ≤ fXX ≤ 16.67 MHz
1 1 0 ×
fXX/5 (when OCKS0 = 13H set) fXX/60 20.00 MHz ≤ fXX ≤ 20.95 MHzNote 1
1 1 1 0 fXXNote 3 fXX/12 4.00 MHz ≤ fXX ≤ 4.19 MHz
High-speed
mode
(SMC0 bit = 1)
Other than above Setting prohibited − − −
Notes 1. fXX > 20 MHz is settable only in the V850ES/SG2-H.
2. Settable only in the V850ES/SG2-H
3. Since the selection clock is fXX regardless of the value set to the OCKS0 register, clear the OCKS0 register
to 00H (I2C division clock stopped status).
Remark ×: don’t care
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
614
Table 17-2. Clock Settings (2/2)
IICXm IICCLm
Bit 0 Bit 3 Bit 1 Bit 0
CLXm SMCm CLm1 CLm0
Selection Clock Transfer
Clock
Settable Main Clock
Frequency (fXX) Range
Operating
Mode
fXX (when OCKS1 = 18H set) fXX/44 2.00 MHz ≤ fXX ≤ 4.19 MHz
fXX/2 (when OCKS1 = 10H set) fXX/88 4.00 MHz ≤ fXX ≤ 8.38 MHz
fXX/3 (when OCKS1 = 11H set) fXX/132 6.00 MHz ≤ fXX ≤ 12.57 MHz
fXX/4 (when OCKS1 = 12H set) fXX/176 8.00 MHz ≤ fXX ≤ 16.76 MHz
0 0 0 0
fXX/5 (when OCKS1 = 13H set) fXX/220 10.00 MHz ≤ fXX ≤ 20.95 MHzNote 1
fXX (when OCKS1 = 18H set) fXX/86 4.19 MHz ≤ fXX ≤ 8.38 MHz
fXX/2 (when OCKS1 = 10H set) fXX/172 8.38 MHz ≤ fXX ≤ 16.76 MHz
fXX/3 (when OCKS1 = 11H set) fXX/258 12.57 MHz ≤ fXX ≤ 25.14 MHzNote 1
fXX/4 (when OCKS1 = 12H set) fXX/344 16.76 MHz ≤ fXX ≤ 32.00 MHzNote 1
0 0 0 1
fXX/5 (when OCKS1 = 13H set) fXX/430 20.95 MHz ≤ fXX ≤ 32.00 MHzNote 2
0 0 1 0 fXXNote 3 fXX/86 4.19 MHz ≤ fXX ≤ 8.38 MHz
fXX (when OCKS1 = 18H set) fXX/66 6.40 MHz
fXX/2 (when OCKS1 = 10H set) fXX/132 12.80 MHz
fXX/3 (when OCKS1 = 11H set) fXX/198 19.20 MHz
fXX/4 (when OCKS1 = 12H set) fXX/264 25.60 MHzNote 2
0 0 1 1
fXX/5 (when OCKS1 = 13H set) fXX/330 32.00 MHzNote 2
Standard
mode
(SMCm bit = 0)
fXX (when OCKS1 = 18H set) fXX/24 4.19 MHz ≤ fXX ≤ 8.38 MHz
fXX/2 (when OCKS1 = 10H set) fXX/48 8.00 MHz ≤ fXX ≤ 16.76 MHz
fXX/3 (when OCKS1 = 11H set) fXX/72 12.00 MHz ≤ fXX ≤ 25.14 MHzNote 1
fXX/4 (when OCKS1 = 12H set) fXX/96 16.00 MHz ≤ fXX ≤ 32.00 MHzNote 1
0 1 0 ×
fXX/5 (when OCKS1 = 13H set) fXX/120 20.00 MHz ≤ fXX ≤ 32.00 MHzNote 2
0 1 1 0 fXXNote 3 fXX/24 4.00 MHz ≤ fXX ≤ 8.38 MHz
fXX (when OCKS1 = 18H set) fXX/18 6.40 MHz
fXX/2 (when OCKS1 = 10H set) fXX/36 12.80 MHz
fXX/3 (when OCKS1 = 11H set) fXX/54 19.20 MHz
fXX/4 (when OCKS1 = 12H set) fXX/72 25.60 MHzNote 2
0 1 1 1
fXX/5 (when OCKS1 = 13H set) fXX/90 32.00 MHzNote 2
fXX (when OCKS1 = 18H set) fXX/12 4.00 MHz ≤ fXX ≤ 4.19 MHz
fXX/2 (when OCKS1 = 10H set) fXX/24 8.00 MHz ≤ fXX ≤ 8.38 MHz
fXX/3 (when OCKS1 = 11H set) fXX/36 12.00 MHz ≤ fXX ≤ 12.57 MHz
fXX/4 (when OCKS1 = 12H set) fXX/48 16.00 MHz ≤ fXX ≤ 16.67 MHz
1 1 0 ×
fXX/5 (when OCKS1 = 13H set) fXX/60 20.00 MHz ≤ fXX ≤ 20.95 MHzNote 1
1 1 1 0 fXXNote 3 fXX/12 4.00 MHz ≤ fXX ≤ 4.19 MHz
High-speed
mode
(SMCm bit = 1)
Other than above Setting prohibited − − −
Notes 1. fXX > 20 MHz is settable only in the V850ES/SG2-H.
2. Settable only in the V850ES/SG2-H
3. Since the selection clock is fXX regardless of the value set to the OCKS1 register, clear the OCKS1 register
to 00H (I2C division clock stopped status).
Remarks 1. m = 1, 2
2. ×: don’t care
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 615
(7) IIC division clock select registers 0, 1 (OCKS0, OCKS1)
The OCKS0 and OCKS1 registers control the I2C0n division clock (n = 0 to 2).
These registers control the I2C00 division clock via the OCKS0 register and the I2C01 and I2C02 division clocks
via the OCKS1 register.
These registers can be read or written in 8-bit units.
Reset sets these registers to 00H.
0OCKSm
(m = 0, 1)
00
OCKSENm
OCKSTHm
0 OCKSm1 OCKSm0
After reset: 00H R/W Address: OCKS0 FFFFF340H, OCKS1 FFFFF344H
Disable I
2
C division clock operation
Enable I
2
C division clock operation
OCKSENm
0
1
Operation setting of I
2
C division clock
OCKSm1
0
0
1
1
0
Other than above
OCKSm0
0
1
0
1
0
Selection of I
2
C division clock
f
XX
/2
f
XX
/3
f
XX
/4
f
XX
/5
f
XX
Setting prohibited
OCKSTHm
0
0
0
0
1
(8) IIC shift registers 0 to 2 (IIC0 to IIC2)
The IIC0 to IIC2 registers are used for serial transmission/reception (shift operations) synchronized with the
serial clock. These registers can be read or written in 8-bit units, but data should not be written to the IICn
register during a data transfer.
Access (read/write) the IICn register only during the wait period. Accessing this register in communication
states other than the wait period is prohibited. However, for the master device, the IICn register can be written
once only after the transmission trigger bit (IICCn.STTn bit) has been set to 1.
A wait state is released by writing the IICn register during the wait period, and data transfer is started (n = 0 to 2).
Reset sets these registers to 00H.
After reset: 00H R/W Address: IIC0 FFFFFD80H, IIC1 FFFFFD90H, IIC2 FFFFFDA0H
7 6 5 4 3 2 1 0
IICn
(n = 0 to 2)
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
616
(9) Slave address registers 0 to 2 (SVA0 to SVA2)
The SVA0 to SVA2 registers hold the I2C bus’s slave addresses.
These registers can be read or written in 8-bit units, but bit 0 should be fixed to 0. However, rewriting these
registers is prohibited when the IICSn.STDn bit = 1 (start condition detection).
Reset sets these registers to 00H.
After reset: 00H R/W Address: SVA0 FFFFFD83H, SVA1 FFFFFD93H, SVA2 FFFFFDA3H
7 6 5 4 3 2 1 0
SVAn 0
(n = 0 to 2)
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 617
17.5 I2C Bus Mode Functions
17.5.1 Pin configuration
The serial clock pin (SCL0n) and serial data bus pin (SDA0n) are configured as follows (n = 0 to 2).
SCL0n ................ This pin is used for serial clock input and output.
This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.
SDA0n ................ This pin is used for serial data input and output.
This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.
Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up
resistor is required.
Figure 17-6. Pin Configuration Diagram
V
DD
SCL0n
SDA0n
SCL0n
SDA0n
V
DD
Clock output
Master device
(Clock input)
Data output
Data input
(Clock output)
Clock input
Data output
Data input
Slave device
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
618
17.6 I2C Bus Definitions and Control Methods
The following section describes the I2C bus’s serial data communication format and the signals used by the I2C bus.
The transfer timing for the “start condition”, “address”, “transfer direction specification”, “data”, and “stop condition”
generated on the I2C bus’s serial data bus is shown below.
Figure 17-7. I2C Bus Serial Data Transfer Timing
1 to 7 8 9 1 to 8 9 1 to 8 9
SCL0n
SDA0n
R/WStart
condition
Address ACK Data Data Stop
condition
ACK ACK
The master device generates the start condition, slave address, and stop condition.
ACK can be generated by either the master or slave device (normally, it is generated by the device that receives 8-
bit data).
The serial clock (SCL0n) is continuously output by the master device. However, in the slave device, the SCL0n
pin’s low-level period can be extended and a wait state can be inserted (n = 0 to 2).
17.6.1 Start condition
A start condition is met when the SCL0n pin is high level and the SDA0n pin changes from high level to low level.
The start condition for the SCL0n and SDA0n pins is generated that the master device to the slave device when
starting a serial transfer. The slave device can defect the start condition (n = 0 to 2).
Figure 17-8. Start Condition
H
SCL0n
SDA0n
A start condition is generated when the IICCn.STTn bit is set (1) after a stop condition has been detected
(IICSn.SPDn bit = 1). When a start condition is detected, the IICSn.STDn bit is set (1) (n = 0 to 2).
Caution When the IICCn.IICEn bit of the V850ES/SG2 and V850ES/SG2-H is set to 1 while
communications with other devices are in progress, the start condition may be detected
depending on the status of the communication line. Be sure to set the IICCn.IICEn bit to 1 when
the SCL0n and SDA0n lines are high level.
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 619
17.6.2 Addresses
The 7 bits of data that follow the start condition are defined as an address.
An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to
the master device via the bus lines. Therefore, each slave device connected via the bus lines must have a unique
address.
The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address
data matches the data values stored in the SVAn register. If the address data matches the values of the SVAn register,
the slave device is selected and communicates with the master device until the master device generates a start
condition or stop condition (n = 0 to 2).
Figure 17-9. Address
Address
SCL0n 1
SDA0n
INTIICn
Note
23456789
AD6 AD5 AD4 AD3 AD2 AD1 AD0 R/W
Note The interrupt request signal (INTIICn) is generated if a local address or extension code is received
during slave device operation.
Remark n = 0 to 2
The slave address and the eighth bit, which specifies the transfer direction as described in 17.6.3 Transfer
direction specification below, are written together to IIC shift register n (IICn) and then output. Received addresses
are written to the IICn register (n = 0 to 2).
The slave address is assigned to the higher 7 bits of the IICn register.
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
620
17.6.3 Transfer direction specification
In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction. When this
transfer direction specification bit has a value of 0, it indicates that the master device is transmitting data to a slave
device. When the transfer direction specification bit has a value of 1, it indicates that the master device is receiving
data from a slave device.
Figure 17-10. Transfer Direction Specification
SCL0n 1
SDA0n
INTIICn
23456789
AD6 AD5 AD4 AD3 AD2 AD1 AD0 R/W
Transfer direction specification
Note
Note The INTIICn signal is generated if a local address or extension code is received during slave device
operation.
Remark n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 621
17.6.4 ACK
ACK is used to confirm the serial data status of the transmitting and receiving devices.
The receiving device returns ACK for every 8 bits of data it receives.
The transmitting device normally receives ACK after transmitting 8 bits of data. When ACK is returned from the
receiving device, the reception is judged as normal and processing continues. The detection of ACK is confirmed with
the IICSn.ACKDn bit.
When the master device is the receiving device, after receiving the final data, it does not return ACK and generates
the stop condition. When the slave device is the receiving device and does not return ACK, the master device
generates either a stop condition or a restart condition, and then stops the current transmission. Failure to return ACK
may be caused by the following factors.
(a) Reception was not performed normally.
(b) The final data was received.
(c) The receiving device (slave) does not exist for the specified address.
When the receiving device sets the SDA0n line to low level during the ninth clock, ACK is generated (normal
reception).
When the IICCn.ACKEn bit is set to 1, automatic ACK generation is enabled. Transmission of the eighth bit
following the 7 address data bits causes the IICSn.TRCn bit to be set. Normally, set the ACKEn bit to 1 for reception
(TRCn bit = 0).
When the slave device is receiving (when TRCn bit = 0), if the slave device cannot receive data, clear the ACKEn
bit to 0 to indicate to the master that no more data can be received.
Similarly, when the master device is receiving (when TRCn bit = 0) and the subsequent data is not needed, clear
the ACKEn bit to 0 to prevent ACK from being generated. This notifies the slave device (transmitting device) of the
end of the data transmission (transmission stopped).
Figure 17-11. ACK
SCL0n 1
SDA0n
23456789
AD6 AD5 AD4 AD3 AD2 AD1 AD0 R/W ACK
Remark n = 0 to 2
When the local address is received, ACK is automatically generated regardless of the value of the ACKEn bit. No
ACK is generated if the received address is not a local address (NACK).
When receiving the extension code, set the ACKEn bit to 1 in advance to generate ACK.
The ACK generation method during data reception is based on the wait timing setting, as described by the following.
• When 8-clock wait is selected (IICCn.WTIMn bit = 0):
ACK is generated at the falling edge of the SCL0n pin’s eighth clock if the ACKEn bit is set to 1 before the wait
state cancellation.
• When 9-clock wait is selected (IICCn.WTIMn bit = 1):
ACK is generated if the ACKEn bit is set to 1 in advance.
Remark n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
622
17.6.5 Stop condition
When the SCL0n pin is high level, changing the SDA0n pin from low level to high level generates a stop condition (n
= 0 to 2).
A stop condition is generated when the master device outputs to the slave device when serial transfer has been
completed. When used as the slave device, the start condition can be detected.
Figure 17-12. Stop Condition
H
SCL0n
SDA0n
Remark n = 0 to 2
A stop condition is generated when the IICCn.SPTn bit is set to 1. When the stop condition is detected, the
IICSn.SPDn bit is set to 1 and the interrupt request signal (INTIICn) is generated when the IICCn.SPIEn bit is set to 1
(n = 0 to 2).
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 623
17.6.6 Wait state
A wait state is used to notify the communication partner that a device (master or slave) is preparing to transmit or
receive data (i.e., is in a wait state).
Setting the SCL0n pin to low level notifies the communication partner of the wait state. When the wait state has
been canceled for both the master and slave devices, the next data transfer can begin (n = 0 to 2).
Figure 17-13. Wait State (1/2)
(a) When master device has a nine-clock wait and slave device has an eight-clock wait
(master: transmission, slave: reception, and IICCn.ACKEn bit = 1)
SCL0n 6
SDA0n
78 9 123
SCL0n
IICn
6
H
78 123
D2 D1 D0 ACK D7 D6 D5
9
IICn
SCL0n
ACKEn
Master
Master returns to high
impedance but slave
is in wait state (low level).
Wait after output
of ninth clock.
IICn data write (cancel wait state)
Slave
Wait after output
of eighth clock. FFH is written to IICn register or
IICCn.WRELn bit is set to 1.
Transfer lines
Wait state
from slave
Wait state
from master
Remark n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
624
Figure 17-13. Wait State (2/2)
(b) When master and slave devices both have a nine-clock wait
(master: transmission, slave: reception, and ACKEn bit = 1)
SCL0n 6
SDA0n
789 123
SCL0n
IICn
6
H
78 1 23
D2 D1 D0 ACK D7 D6 D5
9
IICn
SCL0n
ACKEn
Master Master and slave both wait
after output of ninth clock.
IICn data write (cancel wait state)
Slave
FFH is written to IICn register
or WRELn bit is set to 1.
Generate according to previously set ACKEn bit value
Transfer lines
Wait state
from master/
slave
Wait state
from slave
Remark n = 0 to 2
A wait state is automatically generated after generation of the start condition. A wait state is also automatically
generated depending on the setting of the IICCn.WTIMn bit.
Normally, when the IICCn.WRELn bit is set to 1 or when FFH is written to the IICn register on the receiving side,
the wait state is canceled and the transmitting side writes data to the IICn register to cancel the wait state.
The master device can also cancel the wait state via either of the following methods.
• By setting the IICCn.STTn bit to 1
• By setting the IICCn.SPTn bit to 1
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 625
17.6.7 Wait state cancellation method
In the case of I2C0n, wait state can be canceled normally in the following ways (n = 0 to 2).
• By writing data to the IICn register
• By setting the IICCn.WRELn bit to 1 (wait state cancellation)
• By setting the IICCn.STTn bit to 1 (start condition generation)Note
• By setting the IICCn.SPTn bit to 1 (stop condition generation)Note
Note Master only
If any of these wait state cancellation actions is performed, I2C0n will cancel wait state and restart communication.
When canceling wait state and sending data (including address), write data to the IICn register.
To receive data after canceling wait state, or to complete data transmission, set the WRELn bit to 1.
To generate a restart condition after canceling wait state, set the STTn bit to 1.
To generate a stop condition after canceling wait state, set the SPTn bit to 1.
Execute cancellation only once for each wait state.
For example, if data is written to the IICn register following wait state cancellation by setting the WRELn bit to 1,
conflict between the SDAn line change timing and IICn register write timing may result in the data output to the SDAn
line may be incorrect.
Even in other operations, if communication is stopped halfway, clearing the IICCn.IICEn bit to 0 will stop
communication, enabling wait state to be cancelled.
If the I2C bus dead-locks due to noise, etc., setting the IICCn.LRELn bit to 1 causes the communication operation to
be exited, enabling wait state to be cancelled.
<R>
<R>
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
626
17.7 I2C Interrupt Request Signals (INTIICn)
The following shows the value of the IICSn register at the INTIICn interrupt request signal generation timing and at
the INTIICn signal timing.
Remarks 1. ST: Start condition
AD6 to AD0: Address
R/W: Transfer direction specification
ACK: Acknowledge
D7 to D0: Data
SP: Stop condition
2. n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 627
17.7.1 Master device operation
(1) Start ~ Address ~ Data ~ Data ~ Stop (normal transmission/reception)
<1> When IICCn.WTIMn bit = 0
IICCn.SPTn bit = 1
↓
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK SP
S1 S2 S3 S4 Δ5
S1: IICSn register = 1000X110B
S2: IICSn register = 1000X000B
S3: IICSn register = 1000X000B (WTIMn bit = 1Note)
S4: IICSn register = 1000XX00B
Δ 5: IICSn register = 00000001B
Note Set the WTIMn bit (1) and change the timing of generating the interrupt request signal
(INTIICn) to generate the stop condition.
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<2> When WTIMn bit = 1
SPTn bit = 1
↓
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK SP
S1 S2 S3 Δ4
S1: IICSn register = 1000X110B
S2: IICSn register = 1000X100B
S3: IICSn register = 1000XX00B
Δ 4: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
628
(2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)
<1> When WTIMn bit = 0
STTn bit = 1 SPTn bit = 1
↓ ↓
ST AD6 to AD0 R/W ACK D7 to D0 ACK ST AD6 to AD0 R/W ACK D7 to D0 ACK SP
S1 S2 S3 S4 S5 S6 Δ7
S1: IICSn register = 1000X110B
S2: IICSn register = 1000X000B (WTIMn bit = 1Note 1)
S3: IICSn register = 1000XX00B (WTIMn bit = 0Note 2)
S4: IICSn register = 1000X110B
S5: IICSn register = 1000X000B (WTIMn bit = 1Note 3)
S6: IICSn register = 1000XX00B
Δ 7: IICSn register = 00000001B
Notes 1. Set the WTIMn bit (1) and change the timing of generating the interrupt request signal
(INTIICn) to generate the start condition.
2. Clear the WTIMn bit (0) to restore the original setting.
3. Set the WTIMn bit (1) and change the timing of generating the interrupt request signal
(INTIICn) to generate the stop condition.
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<2> When WTIMn bit = 1
STTn bit = 1 SPTn bit = 1
↓ ↓
ST AD6 to AD0 R/W ACK D7 to D0 ACK ST AD6 to AD0 R/W ACK D7 to D0 ACK SP
S1 S2 S3 S4 Δ5
S1: IICSn register = 1000X110B
S2: IICSn register = 1000XX00B
S3: IICSn register = 1000X110B
S4: IICSn register = 1000XX00B
Δ 5: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<R>
<R>
<R>
<R>
<R>
<R>
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 629
(3) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)
<1> When WTIMn bit = 0
SPTn bit = 1
↓
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK SP
S1 S2 S3 S4 Δ5
S1: IICSn register = 1010X110B
S2: IICSn register = 1010X000B
S3: IICSn register = 1010X000B (WTIMn bit = 1Note)
S4: IICSn register = 1010XX00B
Δ 5: IICSn register = 00000001B
Note Set the WTIMn bit (1) and change the timing of generating the interrupt request signal
(INTIICn) to generate the stop condition.
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<2> When WTIMn bit = 1
SPTn bit = 1
↓
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK SP
S1 S2 S3 Δ4
S1: IICSn register = 1010X110B
S2: IICSn register = 1010X100B
S3: IICSn register = 1010XX00B
Δ 4: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<R>
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
630
17.7.2 Slave device operation (when receiving slave address (address match))
(1) Start ~ Address ~ Data ~ Data ~ Stop
<1> When IICCn.WTIMn bit = 0
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK SP
S1 S2 S3 Δ4
S1: IICSn register = 0001X110B
S2: IICSn register = 0001X000B
S3: IICSn register = 0001X000B
Δ 4: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when IICCn.SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<2> When WTIMn bit = 1
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK SP
S1 S2 S3 Δ4
S1: IICSn register = 0001X110B
S2: IICSn register = 0001X100B
S3: IICSn register = 0001XX00B
Δ 4: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 631
(2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop
<1> When WTIMn bit = 0 (after restart, address match)
ST AD6 to AD0 R/W ACK D7 to D0 ACK ST AD6 to AD0 R/W ACK D7 to D0 ACK SP
S1 S2 S3 S4 Δ5
S1: IICSn register = 0001X110B
S2: IICSn register = 0001X000B
S3: IICSn register = 0001X110B
S4: IICSn register = 0001X000B
Δ 5: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<2> When WTIMn bit = 1 (after restart, address match)
ST AD6 to AD0 R/W ACK D7 to D0 ACK ST AD6 to AD0 R/W ACK D7 to D0 ACK SP
S1 S2 S3 S4 Δ5
S1: IICSn register = 0001X110B
S2: IICSn register = 0001XX00B
S3: IICSn register = 0001X110B
S4: IICSn register = 0001XX00B
Δ 5: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
632
(3) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop
<1> When WTIMn bit = 0 (after restart, address mismatch (extension code reception))
ST AD6 to AD0 R/W ACK D7 to D0 ACK ST AD6 to AD0 R/W ACK D7 to D0 ACK SP
S1 S2 S3 S4 Δ5
S1: IICSn register = 0001X110B
S2: IICSn register = 0001X000B
S3: IICSn register = 0010X010B
S4: IICSn register = 0010X000B
Δ 5: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<2> When WTIMn bit = 1 (after restart, address mismatch (extension code reception))
ST AD6 to AD0 R/W ACK D7 to D0 ACK ST AD6 to AD0 R/W ACK D7 to D0 ACK SP
S1 S2 S3 S4 S5 Δ6
S1: IICSn register = 0001X110B
S2: IICSn register = 0001XX00B
S3: IICSn register = 0010X010B
S4: IICSn register = 0010X110B
S5: IICSn register = 0010XX00B
Δ 6: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 633
(4) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop
<1> When WTIMn bit = 0 (after restart, address mismatch (= not extension code))
ST AD6 to AD0 R/W ACK D7 to D0 ACK ST AD6 to AD0 R/W ACK D7 to D0 ACK SP
S1 S2 S3 Δ4
S1: IICSn register = 0001X110B
S2: IICSn register = 0001X000B
S3: IICSn register = 00000110B
Δ 4: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<2> When WTIMn bit = 1 (after restart, address mismatch (= not extension code))
ST AD6 to AD0 R/W ACK D7 to D0 ACK ST AD6 to AD0 R/W ACK D7 to D0 ACK SP
S1 S2 S3 Δ4
S1: IICSn register = 0001X110B
S2: IICSn register = 0001XX00B
S3: IICSn register = 00000110B
Δ 4: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<R>
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
634
17.7.3 Slave device operation (when receiving extension code)
The device always participates in communication when it receives the extension code.
(1) Start ~ Code ~ Data ~ Data ~ Stop
<1> When IICCn.WTIMn bit = 0
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK SP
S1 S2 S3 Δ4
S1: IICSn register = 0010X010B
S2: IICSn register = 0010X000B
S3: IICSn register = 0010X000B
Δ 4: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when IICCn.SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<2> When WTIMn bit = 1
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK SP
S1 S2 S3 S4 Δ5
S1: IICSn register = 0010X010B
S2: IICSn register = 0010X110B
S3: IICSn register = 0010X100B
S4: IICSn register = 0010XX00B
Δ 5: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 635
(2) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop
<1> When WTIMn bit = 0 (after restart, address match)
ST AD6 to AD0 R/W ACK D7 to D0 ACK ST AD6 to AD0 R/W ACK D7 to D0 ACK SP
S1 S2 S3 S4 Δ5
S1: IICSn register = 0010X010B
S2: IICSn register = 0010X000B
S3: IICSn register = 0001X110B
S4: IICSn register = 0001X000B
Δ 5: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<2> When WTIMn bit = 1 (after restart, address match)
ST AD6 to AD0 R/W ACK D7 to D0 ACK ST AD6 to AD0 R/W ACK D7 to D0 ACK SP
S1 S2 S3 S4 S5 Δ6
S1: IICSn register = 0010X010B
S2: IICSn register = 0010X110B
S3: IICSn register = 0010XX00B
S4: IICSn register = 0001X110B
S5: IICSn register = 0001XX00B
Δ 6: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
636
(3) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop
<1> When WTIMn bit = 0 (after restart, extension code reception)
ST AD6 to AD0 R/W ACK D7 to D0 ACK ST AD6 to AD0 R/W ACK D7 to D0 ACK SP
S1 S2 S3 S4 Δ5
S1: IICSn register = 0010X010B
S2: IICSn register = 0010X000B
S3: IICSn register = 0010X010B
S4: IICSn register = 0010X000B
Δ 5: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<2> When WTIMn bit = 1 (after restart, extension code reception)
ST AD6 to AD0 R/W ACK D7 to D0 ACK ST AD6 to AD0 R/W ACK D7 to D0 ACK SP
S1 S2 S3 S4 S5 S6 Δ7
S1: IICSn register = 0010X010B
S2: IICSn register = 0010X110B
S3: IICSn register = 0010XX00B
S4: IICSn register = 0010X010B
S5: IICSn register = 0010X110B
S6: IICSn register = 0010XX00B
Δ 7: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 637
(4) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop
<1> When WTIMn bit = 0 (after restart, address mismatch (= not extension code))
ST AD6 to AD0 R/W ACK D7 to D0 ACK ST AD6 to AD0 R/W ACK D7 to D0 ACK SP
S1 S2 S3 Δ4
S1: IICSn register = 0010X010B
S2: IICSn register = 0010X000B
S3: IICSn register = 00000110B
Δ 4: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<2> When WTIMn bit = 1 (after restart, address mismatch (= not extension code))
ST AD6 to AD0 R/W ACK D7 to D0 ACK ST AD6 to AD0 R/W ACK D7 to D0 ACK SP
S1 S2 S3 S4 Δ5
S1: IICSn register = 0010X010B
S2: IICSn register = 0010X110B
S3: IICSn register = 0010XX00B
S4: IICSn register = 00000110B
Δ 5: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<R>
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
638
17.7.4 Operation without communication
(1) Start ~ Code ~ Data ~ Data ~ Stop
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK SP
Δ1
Δ 1: IICSn register = 00000001B
Remarks 1. Δ: Generated only when SPIEn bit = 1
2. n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 639
17.7.5 Arbitration loss operation (operation as slave after arbitration loss)
When the device is used as the master in a multi-master system, read the IICSn.MSTSn bit to check the arbitration
result each time the INTIICn interrupt has been generated.
(1) When arbitration loss occurs during transmission of slave address data
<1> When IICCn.WTIMn bit = 0
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK SP
S1 S2 S3 Δ4
S1: IICSn register = 0101X110B
S2: IICSn register = 0001X000B
S3: IICSn register = 0001X000B
Δ 4: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when IICCn.SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<2> When WTIMn bit = 1
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK SP
S1 S2 S3 Δ4
S1: IICSn register = 0101X110B
S2: IICSn register = 0001X100B
S3: IICSn register = 0001XX00B
Δ 4: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
640
(2) When arbitration loss occurs during transmission of extension code
<1> When WTIMn bit = 0
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK SP
S1 S2 S3 Δ4
S1: IICSn register = 0110X010B
S2: IICSn register = 0010X000B
S3: IICSn register = 0010X000B
Δ 4: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<2> When WTIMn bit = 1
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK SP
S1 S2 S3 S4 Δ5
S1: IICSn register = 0110X010B
S2: IICSn register = 0010X110B
S3: IICSn register = 0010X100B
S4: IICSn register = 0010XX00B
Δ 5: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 641
17.7.6 Operation when arbitration loss occurs (no communication after arbitration loss)
When the device is used as the master in a multi-master system, read the IICSn.MSTSn bit to check the arbitration
result each time the INTIICn interrupt has been generated.
(1) When arbitration loss occurs during transmission of slave address data
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK SP
S1 Δ2
S1: IICSn register = 01000110B
Δ 2: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when IICCn.SPIEn bit = 1
2. n = 0 to 2
(2) When arbitration loss occurs during transmission of extension code
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK SP
S1 Δ2
S1: IICSn register = 0110X010B
IICCn.LRELn bit is set to 1 by software
Δ 2: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
642
(3) When arbitration loss occurs during data transfer
<1> When IICCn.WTIMn bit = 0
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK SP
S1 S2 Δ3
S1: IICSn register = 10001110B
S2: IICSn register = 01000000B
Δ 3: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
2. n = 0 to 2
<2> When WTIMn bit = 1
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK SP
S1 S2 Δ3
S1: IICSn register = 10001110B
S2: IICSn register = 01000100B
Δ 3: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
2. n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 643
(4) When arbitration loss occurs due to restart condition during data transfer
<1> Not extension code (Example: Address mismatch)
ST AD6 to AD0 R/W ACK D7 to Dn ST AD6 to AD0 R/W ACK D7 to D0 ACK SP
S1 S2 Δ3
S1: IICSn register = 1000X110B
S2: IICSn register = 01000110B
Δ 3: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. Dn = D6 to D0
n = 0 to 2
<2> Extension code
ST AD6 to AD0 R/W ACK D7 to Dn ST AD6 to AD0 R/W ACK D7 to D0 ACK SP
S1 S2 Δ3
S1: IICSn register = 1000X110B
S2: IICSn register = 0110X010B
IICCn.LRELn bit is set to 1 by software
Δ 3: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. Dn = D6 to D0
n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
644
(5) When arbitration loss occurs due to stop condition during data transfer
ST AD6 to AD0 R/W ACK D7 to Dn SP
S1 Δ2
S1: IICSn register = 1000X110B
Δ 2: IICSn register = 01000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. Dn = D6 to D0
n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 645
(6) When arbitration loss occurs due to low level of SDA0n pin when attempting to generate a restart
condition
<1> When WTIMn bit = 0
IICCn.STTn bit = 1
↓
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK D7 to D0 ACK SP
S1 S2 S3 S4 Δ5
S1: IICSn register = 1000X110B
S2: IICSn register = 1000X000B (WTIMn bit = 1)
S3: IICSn register = 1000X100B (WTIMn bit = 0)
S4: IICSn register = 01000000B
Δ 5: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<2> When WTIMn bit = 1
IICCn.STTn bit = 1
↓
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK D7 to D0 ACK SP
S1 S2 S3 Δ4
S1: IICSn register = 1000X110B
S2: IICSn register = 1000X100B
S3: IICSn register = 01000100B
Δ 4: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<R>
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
646
(7) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition
<1> When WTIMn bit = 0
STTn bit = 1
↓
ST AD6 to AD0 R/W ACK D7 to D0 ACK SP
S1 S2 S3 Δ4
S1: IICSn register = 1000X110B
S2: IICSn register = 1000X000B (WTIMn bit = 1)
S3: IICSn register = 1000XX00B
Δ 4: IICSn register = 01000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<2> When WTIMn bit = 1
STTn bit = 1
↓
ST AD6 to AD0 R/W ACK D7 to D0 ACK SP
S1 S2 Δ3
S1: IICSn register = 1000X110B
S2: IICSn register = 1000XX00B
Δ 3: IICSn register = 01000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 647
(8) When arbitration loss occurs due to low level of SDA0n pin when attempting to generate a stop
condition
<1> When WTIMn bit = 0
IICCn.SPTn bit = 1
↓
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK D7 to D0 ACK SP
S1 S2 S3 S4 Δ5
S1: IICSn register = 1000X110B
S2: IICSn register = 1000X000B (WTIMn bit = 1)
S3: IICSn register = 1000X100B (WTIMn bit = 0)
S4: IICSn register = 01000100B
Δ 5: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<2> When WTIMn bit = 1
IICCn.SPTn bit = 1
↓
ST AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK D7 to D0 ACK SP
S1 S2 S3 Δ4
S1: IICSn register = 1000X110B
S2: IICSn register = 1000X100B
S3: IICSn register = 01000100B
Δ 4: IICSn register = 00000001B
Remarks 1. S: Always generated
Δ: Generated only when SPIEn bit = 1
X: don’t care
2. n = 0 to 2
<R>
<R>
<R>
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
648
17.8 Interrupt Request Signal (INTIICn) Generation Timing and Wait Control
The setting of the IICCn.WTIMn bit determines the timing by which the INTIICn register is generated and the
corresponding wait control, as shown below (n = 0 to 2).
Table 17-3. INTIICn Generation Timing and Wait Control
During Slave Device Operation During Master Device Operation WTIMn Bit
Address Data Reception Data Transmission Address Data Reception Data Transmission
0 9Notes 1, 2 8
Note 2 8
Note 2 9 8 8
1 9Notes 1, 2 9
Note 2 9
Note 2 9 9 9
Notes 1. The slave device’s INTIICn signal and wait period occur at the falling edge of the ninth clock only when
there is a match with the address set to the SVAn register.
At this point, the ACK is generated regardless of the value set to the IICCn.ACKEn bit. For a slave
device that has received an extension code, the INTIICn signal occurs at the falling edge of the eighth
clock.
When the address does not match after restart, the INTIICn signal is generated at the falling edge of the
ninth clock, but no wait occurs.
2. If the received address does not match the contents of the SVAn register and an extension code is not
received, neither the INTIICn signal nor a wait occurs.
Remarks 1. The numbers in the table indicate the number of the serial clock’s clock signals. Interrupt requests
and wait control are both synchronized with the falling edge of these clock signals.
2. n = 0 to 2
(1) During address transmission/reception
• Slave device operation: Interrupt and wait timing are determined regardless of the WTIMn bit.
• Master device operation: Interrupt and wait timing occur at the falling edge of the ninth clock regardless of
the WTIMn bit.
(2) During data reception
• Master/slave device operation: Interrupt and wait timing is determined according to the WTIMn bit.
(3) During data transmission
• Master/slave device operation: Interrupt and wait timing is determined according to the WTIMn bit.
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 649
(4) Wait cancellation method
The four wait cancellation methods are as follows.
• By writing data to the IICn register
• By setting the IICCn.WRELn bit to 1 (wait cancellation)
• By setting the IICCn.STTn bit to 1 (start condition generation)Note
• By setting the IICCn.SPTn bit to 1 (stop condition generation)Note
Note Master only
When an 8-clock wait has been selected (WTIMn bit = 0), whether or not the ACK has been generated must be
determined prior to wait cancellation.
Remark n = 0 to 2
(5) Stop condition detection
The INTIICn signal is generated when a stop condition is detected.
Remark n = 0 to 2
17.9 Address Match Detection Method
In I2C bus mode, the master device can select a particular slave device by transmitting the corresponding slave
address.
Address match detection is performed automatically by hardware. The INTIICn signal occurs when a local address
has been set to the SVAn register and when the address set to the SVAn register matches the slave address sent by
the master device, or when an extension code has been received (n = 0 to 2).
17.10 Error Detection
In I2C bus mode, the status of the serial data bus pin (SDA0n) during data transmission is captured by the IICn
register of the transmitting device, so the data of the IICn register prior to transmission can be compared with the
transmitted IICn data to enable detection of transmission errors. A transmission error is judged as having occurred
when the compared data values do not match (n = 0 to 2).
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
650
17.11 Extension Code
(1) When the higher 4 bits of the receive address are either 0000 or 1111, the extension code flag (IICSn.EXCn
bit) is set for extension code reception and an interrupt request signal (INTIICn) is issued at the falling edge of
the eighth clock (n = 0 to 2).
The local address stored in the SVAn register is not affected.
(2) If 11110xx0 is set to the SVAn register by a 10-bit address transfer and 11110xx0 is transferred from the
master device, the results are as follows. Note that the INTIICn signal occurs at the falling edge of the eighth
clock (n = 0 to 2)
• Higher four bits of data match: EXCn bit = 1
• Seven bits of data match: IICSn.COIn bit = 1
(3) Since the processing after the interrupt request signal occurs differs according to the data that follows the
extension code, such processing is performed by software.
The device participates in communication when it receives the extension code while it is operating as a slave,
even if the address does not match.
For example, when operation as a slave is not desired after the extension code is received, set the
IICCn.LRELn bit to 1 and the CPU will enter the next communication wait state.
Table 17-4. Extension Code Bit Definitions
Slave Address R/W Bit Description
0000 000 0 General call address
0000 000 1 Start byte
0000 001 X CBUS address
0000 010 X Address that is reserved for different bus format
1111 0xx X 10-bit slave address specification
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 651
17.12 Arbitration
When several master devices simultaneously generate a start condition (when the IICCn.STTn bit is set to 1 before
the IICSn.STDn bit is set to 1), communication between the master devices is performed while the number of clocks is
adjusted until the data differs. This kind of operation is called arbitration (n = 0 to 2).
When one of the master devices loses in arbitration, an arbitration loss flag (IICSn.ALDn bit) is set to 1 via the
timing by which the arbitration loss occurred, and the SCL0n and SDA0n lines are both set to high impedance, which
releases the bus (n = 0 to 2).
Arbitration loss is detected based on the timing of the next interrupt request signal (INTIICn) (the eighth or ninth
clock, when a stop condition is detected, etc.) and the setting of the ALDn bit to 1, which is made by software (n = 0 to
2).
For details of interrupt request timing, see 17.7 I2C Interrupt Request Signals (INTIICn).
Figure 17-14. Arbitration Timing Example
Master 1
Master 2
Transfer lines
SCL0n
SDA0n
SCL0n
SDA0n
SCL0n
SDA0n
Master 1 loses arbitration
Hi-Z
Hi-Z
Remark n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
652
Table 17-5. Status During Arbitration and Interrupt Request Signal Generation Timing
Status During Arbitration Interrupt Request Generation Timing
Transmitting address transmission
Read/write data after address transmission
Transmitting extension code
Read/write data after extension code transmission
Transmitting data
ACK transfer period after data reception
When restart condition is detected during data transfer
At falling edge of eighth or ninth clock following byte transferNote 1
When stop condition is detected during data transfer When stop condition is generated (when IICCn.SPIEn bit = 1)Note 2
When SDA0n pin is low level while attempting to generate
restart condition
At falling edge of eighth or ninth clock following byte transferNote 1
When stop condition is detected while attempting to
generate restart condition
When stop condition is generated (when IICCn.SPIEn bit = 1)Note 2
When DSA0n pin is low level while attempting to generate
stop condition
When SCL0n pin is low level while attempting to generate
restart condition
At falling edge of eighth or ninth clock following byte transferNote 1
Notes 1. When the IICCn.WTIMn bit = 1, an INTIICn signal occurs at the falling edge of the ninth clock. When
the WTIMn bit = 0 and the extension code’s slave address is received, an INTIICn signal occurs at the
falling edge of the eighth clock (n = 0 to 2).
2. When there is a possibility that arbitration will occur, set the SPIEn bit to 1 for master device operation
(n = 0 to 2).
17.13 Wakeup Function
The I2C bus slave function is a function that generates an interrupt request signal (INTIICn) when a local address
and extension code have been received.
This function makes processing more efficient by preventing unnecessary the INTIICn signal from occurring when
addresses do not match.
When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while
addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has
generated a start condition) to a slave device.
However, when a stop condition is detected, the IICCn.SPIEn bit is set regardless of the wakeup function, and this
determines whether INTIICn signal is enabled or disabled (n = 0 to 2).
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 653
17.14 Communication Reservation
17.14.1 When communication reservation function is enabled (IICFn.IICRSVn bit = 0)
To start master device communications when not currently using the bus, a communication reservation can be
made to enable transmission of a start condition when the bus is released. There are two modes in which the bus is
not used.
• When arbitration results in neither master nor slave operation
• When an extension code is received and slave operation is disabled (ACK is not returned and the bus was
released when the IICCn.LRELn bit was set to 1) (n = 0 to 2).
If the IICCn.STTn bit is set to 1 while the bus is not used, a start condition is automatically generated and a wait
status is set after the bus is released (after a stop condition is detected).
The device automatically starts communication as the master when an address is written to the IICn register after
the IICCn.SPIEn bit has been set (1) and release of the bus has been detected (i.e., the stop condition has been
detected) by generation of an interrupt request (INTIICn). Data written to the IICn register is invalid before the stop
condition is detected.
When the STTn bit has been set to 1, the operation mode (as start condition or as communication reservation) is
determined according to the bus status (n = 0 to 2).
If the bus has been released .............................................A start condition is generated
If the bus has not been released (standby mode) .............Communication reservation
To detect which operation mode has been determined for the STTn bit, set the STTn bit to 1, wait for the wait
period, then check the IICSn.MSTSn bit (n = 0 to 2).
The wait periods, which should be set via software, are listed in Table 17-6. These wait periods can be set by the
SMCn, CLn1, and CLn0 bits of the IICCLn register and the IICXn.CLXn bit (n = 0 to 2).
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
654
Table 17-6. Wait Periods
Clock Selection CLXn SMCn CLn1 CLn0 Wait Period
fXX (when OCKSm = 18H set) 0 0 0 0 26 clocks
fXX/2 (when OCKSm = 10H set) 0 0 0 0 52 clocks
fXX/3 (when OCKSm = 11H set) 0 0 0 0 78 clocks
fXX/4 (when OCKSm = 12H set) 0 0 0 0 104 clocks
fXX/5 (when OCKSm = 13H set) 0 0 0 0 130 clocks
fXX (when OCKSm = 18H set) 0 0 0 1 47 clocks
fXX/2 (when OCKSm = 10H set) 0 0 0 1 94 clocks
fXX/3 (when OCKSm = 11H set) 0 0 0 1 141 clocks
fXX/4 (when OCKSm = 12H set) 0 0 0 1 188 clocks
fXX/5 (when OCKSm = 13H set) 0 0 0 1 235 clocksNote
fXX 0 0 1 0 47 clocks
fXX (when OCKSm = 18H set) 0 1 0 × 16 clocks
fXX/2 (when OCKSm = 10H set) 0 1 0 × 32 clocks
fXX/3 (when OCKSm = 11H set) 0 1 0 × 48 clocks
fXX/4 (when OCKSm = 12H set) 0 1 0 × 64 clocks
fXX/5 (when OCKSm = 13H set) 0 1 0 × 80 clocksNote
fXX 0 1 1 0 16 clocks
fXX (when OCKSm = 18H set) 1 1 0 × 10 clocks
fXX/2 (when OCKSm = 10H set) 1 1 0 × 20 clocks
fXX/3 (when OCKSm = 11H set) 1 1 0 × 30 clocks
fXX/4 (when OCKSm = 12H set) 1 1 0 × 40 clocks
fXX/5 (when OCKSm = 13H set) 1 1 0 × 50 clocksNote
fXX 1 1 1 0 10 clocks
Note V850ES/SG2-H only
Remarks 1. n = 0 to 2
m = 0, 1
2. × = don’t care
The communication reservation timing is shown below.
<R>
<R>
<R>
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 655
Figure 17-15. Communication Reservation Timing
21 3456 213456789
SCL0n
SDA0n
Program processing
Hardware processing
Write
to IICn
Set SPDn
and
INTIICn
STTn
=1
Communication
reservation
Set
STDn
Generated by master with bus access
Remark n = 0 to 2
IICn: IICCn shift register n
STTn: Bit of IICCn register
STDn: Bit of IICSn register
SPDn: Bit of IICSn register
Communication reservations are accepted via the following timing. After the IICSn.STDn bit is set to 1, a
communication reservation can be made by setting the IICCn.STTn bit to 1 before a stop condition is detected (n = 0
to 2).
Figure 17-16. Timing for Accepting Communication Reservations
SCL0n
SDA0n
STDn
SPDn
Standby mode
Remark n = 0 to 2
<R>
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
656
The communication reservation flowchart is illustrated below.
Figure 17-17. Communication Reservation Flowchart
DI
SET1 STTn
Define communication
reservation
Wait
Cancel communication
reservation
No
Yes
IICn register ← xxH
EI
MSTSn bit = 0?
(Communication reservation)
Note
(Generate start condition)
Sets STTn bit (communication reservation).
Secures wait period set by software (see Table 17-6).
Confirmation of communication reservation
Clears user flag.
IICn register write operation
Defines that communication reservation is in effect
(defines and sets user flag to any part of RAM).
Note The communication reservation operation executes a write to the IICn register when a stop condition
interrupt request occurs.
Remark n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 657
17.14.2 When communication reservation function is disabled (IICFn.IICRSVn bit = 1)
When the IICCn.STTn bit is set when the bus is not used in a communication during bus communication, this
request is rejected and a start condition is not generated. There are two modes in which the bus is not used
• When arbitration results in neither master nor slave operation
• When an extension code is received and slave operation is disabled (ACK is not returned and the bus was
released when the IICCn.LRELn bit was set to 1) (n = 0 to 2).
To confirm whether the start condition was generated or request was rejected, check the IICFn.STCFn flag. The
time shown in Table 17-7 is required until the STCFn flag is set after setting the STTn bit to 1. Therefore, secure the
time by software.
Table 17-7. Wait Periods
Selection Clock OCKSE
Nm
OCKSTH
m
OCKSm
1
OCKSm
0
CLn1 CLn0 Wait Period
fXX/2 (when setting OCKSm = 10H) 1 0 0 0 0 X 6 clocks
fXX/3 (when setting OCKSm = 11H) 1 0 0 1 0 X 9 clocks
fXX/4 (when setting OCKSm = 12H) 1 0 1 0 0 X 12 clocks
fXX/5 (when setting OCKSm = 13H) 1 0 1 1 0 X 15 clocks
fXX (when setting OCKSm = 18H) 1 1 0 0 0 X 3 clocks
fXX 0 0 0 0 1 0 3 clocks
fXX/2 (when setting OCKSm = 10H) 1 0 0 0 1 1 6 clocks
fXX/3 (when setting OCKSm = 11H) 1 0 0 1 1 1 9 clocks
fXX/4 (when setting OCKSm = 12H) 1 0 1 0 1 1 12 clocks
fXX/5 (when setting OCKSm = 13H) 1 0 1 1 1 1 15 clocks
fXX (when setting OCKSm = 18H) 1 1 0 0 1 1 3 clocks
Remarks 1. ×: don’t care
2. n = 0 to 2
m = 0, 1
3. Clock = fXX (main clock frequency)
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
658
17.15 Cautions
(1) When IICFn.STCENn bit = 0
Immediately after the I2C0n operation is enabled, the bus communication status (IICFn.IICBSYn bit = 1) is
recognized regardless of the actual bus status. To execute master communication in the status where a stop
condition has not been detected, generate a stop condition and then release the bus before starting the master
communication.
Use the following sequence for generating a stop condition.
<1> Set the IICCLn register.
<2> Set the IICCn.IICEn bit.
<3> Set the IICCn.SPTn bit.
(2) When IICFn.STCENn bit = 1
Immediately after I2C0n operation is enabled, the bus released status (IICBSYn bit = 0) is recognized
regardless of the actual bus status. To generate the first start condition (IICCn.STTn bit = 1), it is necessary to
confirm that the bus has been released, so as to not disturb other communications.
(3) When the IICCn.IICEn bit of the V850ES/SG2 and V850ES/SG2-H is set to 1 while communications with other
devices are in progress, the start condition may be detected depending on the status of the communication line.
Be sure to set the IICCn.IICEn bit to 1 when the SCL0n and SDA0n lines are high level.
(4) Determine the operation clock frequency by the IICCLn, IICXn, and OCKSm registers before enabling the
operation (IICCn.IICEn bit = 1). To change the operation clock frequency, clear the IICCn.IICEn bit to 0 once.
(5) After the IICCn.STTn and IICCn.SPTn bits have been set to 1, they must not be re-set without being cleared to
0 first.
(6) If transmission has been reserved, set the IICCN.SPIEn bit to 1 so that an interrupt request is generated by the
detection of a stop condition. After an interrupt request has been generated, the wait status will be released by
writing communication data to I2Cn, then transferring will begin. If an interrupt is not generated by the detection
of a stop condition, transmission will halt in the wait status because an interrupt request was not generated.
However, it is not necessary to set the SPIEn bit to 1 for the software to detect the IICSn.MSTSn bit.
Remark n = 0 to 2
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 659
17.16 Communication Operations
The following shows three operation procedures with the flowchart.
(1) Master operation in single master system
The flowchart when using the V850ES/SG2 or V850ES/SG2-H as the master in a single master system is
shown below.
This flowchart is broadly divided into the initial settings and communication processing. Execute the initial
settings at startup. If communication with the slave is required, prepare the communication and then execute
communication processing.
(2) Master operation in multimaster system
In the I2C0n bus multimaster system, whether the bus is released or used cannot be judged by the I2C bus
specifications when the bus takes part in a communication. Here, when data and clock are at a high level for a
certain period (1 frame), the V850ES/SG2 or V850ES/SG2-H takes part in a communication with bus released
state.
This flowchart is broadly divided into the initial settings, communication waiting, and communication processing.
The processing when the V850ES/SG2 or V850ES/SG2-H looses in arbitration and is specified as the slave is
omitted here, and only the processing as the master is shown. Execute the initial settings at startup to take
part in a communication. Then, wait for the communication request as the master or wait for the specification
as the slave. The actual communication is performed in the communication processing, and it supports the
transmission/reception with the slave and the arbitration with other masters.
(3) Slave operation
An example of when the V850ES/SG2 or V850ES/SG2-H is used as the slave of the I2C0n bus is shown below.
When used as the slave, operation is started by an interrupt. Execute the initial settings at startup, then wait
for the INTIICn interrupt occurrence (communication waiting). When the INTIICn interrupt occurs, the
communication status is judged and its result is passed as a flag over to the main processing.
By checking the flags, necessary communication processing is performed.
Remark n = 0 to 2
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
660
17.16.1 Master operation in single master system
Figure 17-18. Master Operation in Single Master System
IICXn ← 0XH
IICCLn ← XXH
IICFn ← 0XH
Set STCENn, IICRSVn = 0
IICCn ← XXH
ACKEn = WTIMn = SPIEn = 1
IICEn = 1
SPTn = 1
SVAn ← XXH
IICn write
IICn Write
SPTn = 1
WRELn = 1
START
END
ACKEn = 0
WTIMn = WRELn = 1
No
No
Yes
No
No
No
Yes
Yes
Yes
Yes
STCENn = 1?
ACKEn = 1
WTIMn = 0
TRCn = 1?
ACKDn = 1?
ACKDn = 1?
No
Yes
No
Yes
Yes
No
INTIICn
interrupt occurred?
Yes
No
INTIICn
interrupt occurred?
Yes
No
Yes
No
Yes
No
STTn = 1
Set ports
Initialize I
2
C bus
Note
IIC Read
INTIIC
interrupt occurred?
Transfer completed?
Transfer completed?
Restarted?
ACKD bit = 1?
See Table 4-15 Using Port Pin as Alternate-Function Pin
to set the I
2
C mode before this function is used.
Transfer clock selection
Local address setting
Start condition setting
Communication start preparation
(start condition generation)
Communication start
(address, transfer direction specification)
Waiting for ACK detection
Waiting for data transmission
Transmission start
Communication processing Initial settings
Reception start
Waiting for
data reception
INTIIC
interrupt occurred? Waiting for ACK detection
Communication start preparation
(stop condition generation)
Waiting for stop condition detection
INTIIC
interrupt occurred?
Note Release the I2C0n bus (SCL0n, SDA0n pins = high level) in conformity with the specifications of the
product in communication.
For example, when the EEPROMTM outputs a low level to the SDA0n pin, set the SCL0n pin to the output
port and output clock pulses from that output port until when the SDA0n pin is constantly high level.
Remarks 1. For the transmission and reception formats, conform to the specifications of the product in
communication.
2. n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 661
17.16.2 Master operation in multimaster system
Figure 17-19. Master Operation in Multimaster System (1/3)
IICXn ← 0XH
IICCLn ← XXH
IICFn ← 0XH
Set STCENn, set IICRSVn bit
IICCn ← XXH
ACKEn = WTIMn = SPIEn = 1
IICEn = 1
SPTn = 1
SVAn ← XXH
SPIEn = 1
START
Yes
SPDn = 1?
STCENn = 1?
IICRSVn = 0?
A
No
Yes
Yes
No
INTIICn
interrupt occurred?
INTIICn
interrupt occurred?
Yes
No Yes
No
SPDn = 1?
Yes
No
No
INTIICn
interrupt occurred?
Yes
No
1
B
SPIEn = 0
Yes
No
Set ports
Slave operation
Slave operation
Bus release status for a certain period
Confirmation of bus
status is in progress
Confirm bus statusNote
Master operation
started?
Communication
reservation enable
Communication
reservation disable
See Table 4-15 Using Port Pin as Alternate-Function Pin
to set the I2C mode before this function is used.
Transfer clock selection
Local address setting
Start condition setting
(communication start
request issued)
(no communication start request)
• Waiting for slave specification from another master
• Waiting for communication start request (depending on user program)
Communication start preparation
(stop condition generation)
Waiting for stop condition
detection
Slave operation
Waiting for communication request
Communication waiting Initial settings
Note Confirm that the bus release status (IICCLn.CLDn bit = 1, IICCLn.DADn bit = 1) has been maintained for
a certain period (1 frame, for example). When the SDA0n pin is constantly low level, determine whether
to release the I2C0n bus (SCL0n, SDA0n pins = high level) by referring to the specifications of the
product in communication.
Remark n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
662
Figure 17-19. Master Operation in Multimaster System (2/3)
STTn = 1
Yes
MSTSn = 1?
EXCn = 1 or COIn =1?
No
INTIICn
interrupt occurred?
Yes
Yes
No
No
A
C
STTn = 1
Yes
IICBSYn = 0?
EXCn = 1 or COIn =1?
No
No
INTIICn
interrupt occurred?
Yes
Yes
No
Yes
STCFn = 0? No
B
D
C
D
Wait
Slave operation
Communication start preparation
(start condition generation)
Securing wait time by software
(see Table 17-6)
Waiting for bus release
(communication reserved)
Wait status after stop condition
detection and start condition generation
by communication reservation function
Wait
Slave operation
Communication start preparation
(start condition generation)
Communication reservation disabled
Communication reservation enabled
Securing wait time by software
(see Table 17-7)
Waiting for bus release
Stop condition detection
Communication processing Communication processing
Remark n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 663
Figure 17-19. Master Operation in Multimaster System (3/3)
IICn write
WTIMn = 1
WRELn = 1
IICn read
ACKEn = 1
WTIMn = 0
WTIMn = WRELn = 1
ACKEn = 0
IICn write
Yes
TRCn = 1?
MSTSn = 1?
No
Yes
Yes
No
INTIICn
interrupt occurred?
Yes
No
Yes
No
INTIICn
interrupt occurred?
Yes
No
INTIICn
interrupt occurred?
No
Yes
ACKDn = 1?
No
Yes
No
C
2
Yes
MSTSn = 1? No
Yes
No
Yes
ACKDn = 1? No
2
Yes
MSTSn = 1? No
2
Yes
No
INTIICn
interrupt occurred?
Yes
MSTSn = 1? No
C
2
Yes
EXCn = 1 or COIn = 1?
No
1
2
SPTn = 1
STTn = 1 END
Restarted?
Communication start
(address, transfer direction specification)
Transmission start
Waiting for data
transmission
Reception start
Transfer completed?
Waiting for ACK detection
Waiting for data transmission
Not in communication
Transfer completed?
Waiting for ACK detection
Slave operation
Communication processing
Communication processing
Remarks 1. Conform the transmission and reception formats to the specifications of the product in
communication.
2. When using the V850ES/SG2, V850ES/SG2-H as the master in the multimaster system, read the
IICSn.MSTSn bit for each INTIICn interrupt occurrence to confirm the arbitration result.
3. When using the V850ES/SG2, V850ES/SG2-H as the slave in the multimaster system, confirm
the status using the IICSn and IICFn registers for each INTIICn interrupt occurrence to determine
the next processing.
4. n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
664
17.16.3 Slave operation
The following shows the processing procedure of the slave operation.
Basically, the operation of the slave device is event-driven. Therefore, processing by an INTIICn interrupt
(processing requiring a significant change of the operation status, such as stop condition detection during
communication) is necessary.
The following description assumes that data communication does not support extension codes. Also, it is assumed
that the INTIICn interrupt servicing performs only status change processing and that the actual data communication is
performed during the main processing.
Figure 17-20. Software Outline During Slave Operation
I
2
C
INTIICn signal
Setting, etc.
Setting, etc.
Flag
Data
Main processing
Interrupt servicing
Therefore, the following three flags are prepared so that the data transfer processing can be performed by
transmitting these flags to the main processing instead of INTIICn signal.
(1) Communication mode flag
This flag indicates the following communication statuses.
Clear mode: Data communication not in progress
Communication mode: Data communication in progress (valid address detection stop condition detection, ACK
from master not detected, address mismatch)
(2) Ready flag
This flag indicates that data communication is enabled. This is the same status as an INTIICn interrupt during
normal data transfer. This flag is set in the interrupt processing block and cleared in the main processing block.
The ready flag for the first data for transmission is not set in the interrupt processing block, so the first data is
transmitted without clear processing (the address match is regarded as a request for the next data).
(3) Communication direction flag
This flag indicates the direction of communication and is the same as the value of IICSn.TRCn bit.
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 665
The following shows the operation of the main processing block during slave operation.
Start I2C0n and wait for the communication enabled status. When communication is enabled, perform transfer
using the communication mode flag and ready flag (the processing of the stop condition and start condition is
performed by interrupts, conditions are confirmed by flags).
For transmission, repeat the transmission operation until the master device stops returning ACK. When the master
device stops returning ACK, transfer is complete.
For reception, receive the required number of data and do not return ACK for the next data immediately after
transfer is complete. After that, the master device generates the stop condition or restart condition. This causes exit
from communications.
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
666
Figure 17-21. Slave Operation Flowchart (1)
Yes
Yes
Yes
Yes
Yes
Yes
Yes
No
No
No
No
No
No
IICn read
WRELn = 1
ACKDn = 1?
Clear communication mode flag
WRELn = 1
IICn write
IICCn ← XXH
ACKEn = WTIMn = 1
SPIEn = 0, IICEn = 1
SVAn ← XXH
IICXn ← 0XH
IICCLn ← XXH
IICFn ← 0XH
Set IICRSVn
No
Yes
No
Yes
No
START
Communication mode
flag = 1?
Communication mode
flag = 1?
Communication direction
flag = 1?
Ready flag = 1?
Communication direction
flag = 0?
Clear ready flag
Clear ready flag
Communication direction
flag = 1?
Local address setting
Set ports
Transfer clock selection
Start condition setting
Transmission
start
Reception
start
Communication mode
flag = 1?
Ready flag = 1?
See Table 4-15 Using Port Pin as Alternate-Function Pin
to set the I
2
C mode before this function is used.
Initial settingsCommunication processing
Remark n = 0 to 2
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 667
The following shows an example of the processing of the slave device by an INTIICn interrupt (it is assumed that no
extension codes are used here). During an INTIICn interrupt, the status is confirmed and the following steps are
executed.
<1> When a stop condition is detected, communication is terminated.
<2> When a start condition is detected, the address is confirmed. If the address does not match, communication
is terminated. If the address matches, the communication mode is set and wait is released, and operation
returns from the interrupt (the ready flag is cleared).
<3> For data transmission/reception, when the ready flag is set, operation returns from the interrupt while the
I2C0n bus remains in the wait status.
Remark <1> to <3> in the above correspond to <1> to <3> in Figure 17-22 Slave Operation Flowchart (2).
Figure 17-22. Slave Operation Flowchart (2)
Yes
Yes
Yes
No
No
No
INTIICn occurred
SPDn = 1?
STDn = 1?
COIn = 1?
Communication direction flag ← TRCn
Set communication mode flag
Clear ready flag
Set ready flag
Interrupt servicing completed
Clear communication
direction flag, ready flag,
and communication mode flag
<1>
<2>
<3>
Remark n = 0 to 2
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
668
17.17 Timing of Data Communication
When using I2C bus mode, the master device generates an address via the serial bus to select one of several slave
devices as its communication partner.
After outputting the slave address, the master device transmits the IICSn.TRCn bit, which specifies the data
transfer direction, and then starts serial communication with the slave device.
The shift operation of the IICn register is synchronized with the falling edge of the serial clock pin (SCL0n). The
transmit data is transferred to the SO latch and is output (MSB first) via the SDA0n pin.
Data input via the SDA0n pin is captured by the IICn register at the rising edge of the SCL0n pin.
The data communication timing is shown below.
Remark n = 0 to 2
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 669
Figure 17-23. Example of Master to Slave Communication
(When 9-Clock Wait Is Selected for Both Master and Slave) (1/3)
(a) Start condition ~ Address
IICn
ACKDn
STDn
SPDn
WTIMn
H
H
L
L
L
L
H
H
H
L
L
ACKEn
MSTSn
STTn
SPTn
WRELn
INTIICn
TRCn
IICn
ACKDn
STDn
SPDn
WTIMn
ACKEn
MSTSn
STTn
SPTn
WRELn
INTIICn
TRCn
SCL0n
SDA0n
123456789 4321
AD6 AD5 AD4 AD3 AD2 AD1 AD0 W ACK D4D5D6D7
IICn ← address IICn ← data
IICn ← FFH Note
Transmit
Start condition
Receive
(When EXCn = 1)
Note
Processing by master device
Transfer lines
Processing by slave device
Note To cancel slave wait, write FFH to IICn or set WRELn.
Remark n = 0 to 2
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
670
Figure 17-23. Example of Master to Slave Communication
(When 9-Clock Wait Is Selected for Both Master and Slave) (2/3)
(b) Data
IICn
ACKDn
STDn
SPDn
WTIMn
H
H
L
L
L
L
L
L
H
H
H
H
L
L
L
L
L
ACKEn
MSTSn
STTn
SPTn
WRELn
INTIICn
TRCn
IICn
ACKDn
STDn
SPDn
WTIMn
ACKEn
MSTSn
STTn
SPTn
WRELn
INTIICn
TRCn
SCL0n
SDA0n
198 23456789 321
D7D0 D6 D5 D4 D3 D2 D1 D0 D5D6D7
IICn
← data
IICn ← FFH
Note IICn ← FFH
Note
IICn
← data
Transmit
Receive
Note Note
ACKACK
Processing by master device
Transfer lines
Processing by slave device
Note To cancel slave wait, write FFH to IICn or set WRELn.
Remark n = 0 to 2
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 671
Figure 17-23. Example of Master to Slave Communication
(When 9-Clock Wait Is Selected for Both Master and Slave) (3/3)
(c) Stop condition
IICn
ACKDn
STDn
SPDn
WTIMn
H
H
L
L
L
L
H
H
H
L
ACKEn
MSTSn
STTn
SPTn
WRELn
INTIICn
TRCn
IICn
ACKDn
STDn
SPDn
WTIMn
ACKEn
MSTSn
STTn
SPTn
WRELn
INTIICn
TRCn
SCL0n
SDA0n
123456789 21
D7 D6 D5 D4 D3 D2 D1 D0 AD5AD6
IICn ← data IICn ← data
IICn ← FFH
Note IICn ← FFH
Note
Stop
condition
Start
condition
Transmit
Note Note
(When SPIEn = 1)
Receive
(When SPIEn = 1)
ACK
Processing by master device
Transfer lines
Processing by slave device
Note To cancel slave wait, write FFH to IICn or set WRELn.
Remark n = 0 to 2
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
672
Figure 17-24. Example of Slave to Master Communication
(When 9-Clock Wait Is Selected for Both Master and Slave) (1/3)
(a) Start condition ~ Address
IICn
ACKDn
STDn
SPDn
WTIMn
H
H
L
L
L
H
L
ACKEn
MSTSn
STTn
L
L
SPTn
WRELn
INTIICn
TRCn
IICn
ACKDn
STDn
SPDn
WTIMn
ACKEn
MSTSn
STTn
SPTn
WRELn
INTIICn
TRCn
SCL0n
SDA0n
123456789 4 56321
AD6 AD5 AD4 AD3 AD2 AD1 AD0 R D4 D3 D2D5D6D7
IICn ← address IICn ← FFH Note
Note
IICn ← data
Start condition
ACK
Processing by master device
Transfer lines
Processing by slave device
Note To cancel master wait, write FFH to IICn or set WRELn.
Remark n = 0 to 2
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD 673
Figure 17-24. Example of Slave to Master Communication
(When 9-Clock Wait Is Selected for Both Master and Slave) (2/3)
(b) Data
IICn
ACKDn
STDn
SPDn
WTIMn
H
H
H
L
L
L
L
L
L
L
H
H
L
L
L
L
L
ACKEn
MSTSn
STTn
SPTn
WRELn
INTIICn
TRCn
IICn
ACKDn
STDn
SPDn
WTIMn
ACKEn
MSTSn
STTn
SPTn
WRELn
INTIICn
TRCn
SCL0n
SDA0n
1
89 23456789 321
D7
D0 ACK D6 D5 D4 D3 D2 D1 D0 ACK D5D6D7
Note Note
Receive
Transmit
IICn ← data IICn ← data
IICn ← FFH
Note IICn ← FFH
Note
Processing by master device
Transfer lines
Processing by slave device
Note To cancel master wait, write FFH to IICn or set WRELn.
Remark n = 0 to 2
<R>
CHAPTER 17 I2C BUS
User’s Manual U16541EJ5V1UD
674
Figure 17-24. Example of Slave to Master Communication
(When 9-Clock Wait Is Selected for Both Master and Slave) (3/3)
(c) Stop condition
IICn
ACKDn
STDn
SPDn
WTIMn
H
H
L
L
L
ACKEn
MSTSn
STTn
SPTn
WRELn
INTIICn
TRCn
IICn
ACKDn
STDn
SPDn
WTIMn
ACKEn
MSTSn
STTn
SPTn
WRELn
INTIICn
TRCn
SCL0n
SDA0n
12345678 9 1
D7 D6 D5 D4 D3 D2 D1 D0 AD6
IICn ← address
IICn ← FFH
Note
Note
IICn ← data
Stop
condition
Start
condition
(When SPIEn = 1)
NACK
(When SPIEn = 1)
Processing by master device
Transfer lines
Processing by slave device
Note To cancel master wait, write FFH to IICn or set WRELn.
Remark n = 0 to 2
<R>
User’s Manual U16541EJ5V1UD 675
CHAPTER 18 IEBus CONTROLLER
IEBus (Inter Equipment Bus) is a small-scale digital data transfer system that transfers data between units. To
implement IEBus with the V850ES/SG2 and V850ES/SG2-H, an external IEBus driver and receiver are necessary
because they are not provided.
The internal IEBus controller of the V850ES/SG2 and V850ES/SG2-H is of negative logic.
The following models of the V850ES/SG2 and V850ES/SG2-H have an on-chip IEBus controller.
•
μ
PD703270, 703270Y, 703271, 703271Y, 703272, 703272Y, 703273, 703273Y, 70F3271, 70F3271Y, 70F3273,
70F3273Y, 703272HY, 703273HY, 70F3273HY
18.1 Functions
18.1.1 Communication protocol of IEBus
The communication protocol of the IEBus is as follows.
(1) Multi-task mode
All the units connected to the IEBus can transfer data to the other units.
(2) Broadcasting communication function
Communication between one unit and multiple units can be performed as follows.
• Group-unit broadcast communication: Broadcast communication to group units
• All-unit broadcast communication: Broadcast communication to all units.
(3) Effective transfer rate
The effective transfer rate is in mode 1 or mode 2 (the V850ES/SG2 and V850ES/SG2-H do not support mode
0 for the effective transfer rate).
• Mode 1: Approx. 17 kbps
• Mode 2: Approx. 26 kbps
Caution Different modes must not be mixed on one IEBus.
(4) Communication mode
Data transfer is executed in half-duplex asynchronous communication mode.
(5) Access control: CSMA/CD (Carrier Sense Multiple Access with Collision Detection)
The priority of the IEBus is as follows:
<1> Broadcast communication takes precedence over individual communication (communication from one
unit to another).
<2> The lower master address takes precedence.
(6) Communication scale
The communication scale of IEBus is as follows.
• Number of units: 50 MAX.
• Cable length: 150 m MAX. (when twisted pair cable is used)
Caution The communication scale in an actual system differs depending on the characteristics of the
cables, etc., constituting the IEBus driver/receiver and IEBus.
<R>
<R>
<R>
<R>
<R>
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
676
18.1.2 Determination of bus mastership (arbitration)
An operation to occupy the bus is performed when a unit connected to the IEBus controls the other units. This
operation is called arbitration.
When two or more units simultaneously start transmission, arbitration is used to grant one of the units the
permission to occupy the bus.
Because only one unit is granted the bus mastership as a result of arbitration, the priority conditions of the bus are
predetermined as follows.
Caution The bus mastership is released if communication is aborted.
(1) Priority by communication type
Broadcast communication (communication from one unit to multiple units) takes precedence over normal
communication (communication from one unit to another).
(2) Priority by master address
If the communication type is the same, communication with the lower master address takes precedence.
A master address consists of 12 bits, with unit 000H having the highest priority and unit FFFH having the
lowest priority.
18.1.3 Communication mode
The IEBus has three communication modes each having a different transfer rate. The V850ES/SG2 and
V850ES/SG2-H support communication modes 1 and 2. The transfer rate and the maximum number of transfer bytes
in one communication frame in communication modes 1 and 2 are as shown in Table 18-1.
Table 18-1. Transfer Rate and Maximum Number of Transfer Bytes in Each Communication Mode
Communication Mode Maximum Number of Transfer Bytes (Bytes/Frame) Effective Transfer Rate (kbps)Note
1 32 Approx. 17
2 128 Approx. 26
Note The effective transfer rate when the maximum number of transfer bytes is transmitted.
Select the communication mode for each unit connected to the IEBus before starting communication. If the
communication mode of the master unit and that of the partner unit (slave unit) are not the same, communication is
not correctly executed.
18.1.4 Communication address
With the IEBus, each unit is assigned a specific 12-bit address. This communication address consists of the
following identification numbers.
• Higher 4 bits: Group number (number to identify the group to which each unit belongs)
• Lower 8 bits: Unit number (number to identify each unit in a group)
<R>
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 677
18.1.5 Broadcast communication
Normally, transmission or reception is performed between the master unit and its partner slave unit on a one-to-
one basis. During broadcast communication, however, two or more slave units exist and the master unit executes
transmission to these slave units. Because two or more slave units exist, the NACK signal is returned by the
communicating slave unit as an acknowledge bit.
Whether broadcast communication or normal communication is to be executed is selected by the broadcast bit (for
this bit, see 18.1.6 (2) Broadcast bit).
Broadcast communication is classified into two types: group-unit broadcast communication and all-unit broadcast
communication. Group-unit broadcast and all-unit broadcast are identified by the value of the slave address (for the
slave address, see 18.1.6 (4) Slave address field).
(1) Group-unit broadcast communication
Broadcast communication is performed to the units in a group identified by the group number indicated by the
higher 4 bits of the communication address.
(2) All-unit broadcast communication
Broadcast communication is performed to all the units, regardless of the value of the group number.
18.1.6 Transfer format of IEBus
Figure 18-1 shows the transfer signal format of the IEBus.
Figure 18-1. IEBus Transfer Signal Format
Header
Master
address
field
Slave
address
field
Control field
Telegraph
length
field
Data field
Start
bit
Broad-
cast
bit
Master
address
bit
PFrame format
Slave
address
bit
PA Control
bit PA
Tele-
graph
length
bit
PA Data
bit PA Data
bit PA
Remarks 1. P: Parity bit
A: Acknowledge (ACK/NACK) bit
2. The master unit ignores the acknowledge bit during broadcast communication.
(1) Start bit
The start bit is a signal that informs the other units of the start of data transfer. The unit that is to start data
transfer outputs a high-level signal (start bit) from the IETX pin for a specific time, and then starts outputting
the broadcast bit.
If another unit has already output its start bit when one unit is to output the start bit, this unit does not output
the start bit but waits for completion of output of the start bit by the other unit. When the output of the start bit
by the other unit is complete, the unit starts outputting the broadcast bit in synchronization with the completion
of the start bit output by the other unit.
The units other than the one that has started communication detect this start bit, and enter the reception
status.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
678
(2) Broadcast bit
This bit indicates whether the master selects one slave (individual communication) or multiple slaves
(broadcast communication) as the other party of communication.
When the broadcast bit is 0, it indicates broadcast communication; when it is 1, individual communication is
indicated. Broadcast communication is classified into two types: group-unit communication and all-unit
communication. These communication types are identified by the value of the slave address (for the slave
address, see 18.1.6 (4) Slave address field).
Because two or more slave units exist as a partner slave unit of communication in the case of broadcast
communication, the NACK signal is returned as an acknowledge bit in each field subsequent to the master
address field.
If two or more units start transmitting a communication frame at the same time, broadcast communication
takes precedence over individual communication, and wins in arbitration.
If one unit occupies the bus as the master, the value set to the broadcast request flag (BCR.ALLRQ bit) is
output.
(3) Master address field
The master address field is output by the master to inform a slave of the master’s address.
The configuration of the master address field is as shown in Figure 18-2.
If two or more units start transmitting the broadcast bit at the same time, the master address field makes a
judgment of arbitration.
The master address field compares the data it outputs with the data on the bus each time it has output one bit.
If the master address output by the master address field is found to be different from the data on the bus as a
result of comparison, it is assumed that the master has lost in arbitration. As a result, the master stops
transmission and enters the reception status.
Because the IEBus is configured of wired AND, the unit having the minimum master address of the units
participating in arbitration (arbitration masters) wins in arbitration.
After a 12-bit master address has been output, only one unit remains in the transmission status as one master
unit.
Next, this master unit outputs a parity bit, determines the master address of other unit, and starts outputting a
slave address field.
If one unit occupies the bus as the master, the address set by the UAR register is output.
Figure 18-2. Master Address Field
Master address field
Master address (12 bits)
MSB LSB
Parity
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 679
(4) Slave address field
The master outputs the address of the unit with which it is to communicate.
Figure 18-3 shows the configuration of the slave address field.
A parity bit is output after a 12-bit slave address has been transmitted in order to prevent a wrong slave
address from being received by mistake. Next, the master unit detects an ACK signal from the slave unit to
confirm that the slave unit exists on the bus. When the master has detected the ACK signal, it starts outputting
the control field. During broadcast communication, however, the master does not confirm the acknowledge bit
but starts outputting the control field.
The slave unit outputs the ACK signal if its slave address matches and if the slave detects that the parities of
both the master address and slave address are even. The slave unit judges that the master address or slave
address has not been correctly received and outputs the NACK signal if the parities are odd. At this time, the
master unit is in the standby (monitor) status, and communication ends.
During broadcast communication, the slave address is used to identify group-unit broadcast or all-unit
broadcast, as follows:.
If slave address is FFFH: All-unit broadcast communication
If slave address is other than FFFH: Group-unit broadcast communication
Remark The group No. during group-unit broadcasting communication is the value of the higher 4 bits of the
slave address.
If one unit occupies the bus as the master, the address set by the SAR register is output.
Figure 18-3. Slave Address Field
Slave address field
Unit No.
MSB LSB
ACKParitySlave address (12 bits)
Group No.
(5) Control field
The master outputs the operation it requires the slave to perform, by using this field.
The configuration of the control field is as shown in Figure 18-4.
If the parity following the control bit is even and if the slave unit can execute the function required by the
master unit, the slave unit outputs an ACK signal and starts outputting the telegraph length field. If the slave
unit cannot execute the function required by the master unit even if the parity is even, or if the parity is odd, the
slave unit outputs the NACK signal, and returns to the standby (monitor) status.
The master unit starts outputting the telegraph field after detecting the ACK signal.
If the master can detect the NACK signal, the master unit enters the standby status, and communication ends.
During broadcast communication, however, the master unit does not confirm the acknowledge bit, and starts
outputting the telegraph length field.
The contents of the control bits are shown below.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
680
Table 18-2. Contents of Control Bits
Bit 3Note 1 Bit 2 Bit 1 Bit 0 Function
0 0 0 0 Read slave status
0 0 0 1 Undefined
0 0 1 0 Undefined
0 0 1 1 Read data and lockNote 2
0 1 0 0 Read lock address (lower 8 bits)Note 3
0 1 0 1 Read lock address (higher 4 bits)Note 3
0 1 1 0 Read slave status and unlockNote 2
0 1 1 1 Read data
1 0 0 0 Undefined
1 0 0 1 Undefined
1 0 1 0 Write command and lockNote 2
1 0 1 1 Write data and lockNote 2
1 1 0 0 Undefined
1 1 0 1 Undefined
1 1 1 0 Write command
1 1 1 1 Write data
Notes 1. The telegraph length bit of the telegraph length field and data transfer direction of the data field
change as follows depending on the value of bit 3 (MSB).
If bit 3 is ‘1’: Transfer from master unit to slave unit
If bit 3 is ‘0’: Transfer from slave unit to master unit
2. This is a control bit that specifies locking or unlocking (see 18.1.7 (4) Locking and unlocking).
3. The lock address is transferred in 1-byte (8-bit) units and is configured as follows:
MSB
Lower 8 bits
Undefined Higher 4 bits
Control bit: 4H
Control bit: 5H
LSB
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 681
If the control bit received from the master unit is not as shown in Table 18-3, the unit locked by the master unit
rejects acknowledging the control bit, and outputs the NACK signal.
Table 18-3. Control Field for Locked Slave Unit
Bit 3 Bit 2 Bit 1 Bit 0 Function
0 0 0 0 Read slave status
0 1 0 0 Read lock address (lower 8 bits)
0 0 0 1 Read lock address (higher 4 bits)
Moreover, units for which lock is not set by the master unit reject acknowledgment and output a NACK signal
when the control data shown in Table 18-4 is acknowledged.
Table 18-4. Control Field for Unlocked Slave Unit
Bit 3 Bit 2 Bit 1 Bit 0 Function
0 1 0 0 Lock address read (lower 8 bits)
0 1 0 1 Lock address read (higher 4 bits)
If one unit occupies the bus as the master, the value set to the CDR register is output.
Figure 18-4. Control Field
MSB LSB
ACKParityControl bit (4 bits)
Control field
682 User’s Manual U16541EJ5V1UD
Table 18-5. Acknowledge Signal Output Condition of Control Field
(a) If received control data is AH, BH, EH, or FH
Received Control Data Communication Type
(USR.ALLTRANS bit)
Individual
Communication = 0
Broadcast
Communication = 1
Communication Target
(USR.SLVRQ bit)
Slave Specification = 1
No Specification = 0
Lock Status
(USR.LOCK bit)
Lock = 1
Unlock = 0
Master Unit
Identification (Match
with PAR register)
Lock Request Unit = 1
Other = 0
Slave Transmission
Enable
(BCR.ENSLVTX bit)
Slave Reception
Enable
(BCR.ENSLVRX bit) AH BH EH FH
0 don’t care 0 1
1 1
don’t care 1 {
Other than above ×
(b) If received control data is 0H, 3H, 4H, 5H, 6H, or 7H
Received Control Data Communication Type
(USR.ALLTRANS bit)
Individual
Communication = 0
Broadcast
Communication = 1
Communication Target
(USR.SLVRQ bit)
Slave Specification = 1
No Specification = 0
Lock Status
(USR.LOCK bit)
Lock = 1
Unlock = 0
Master Unit
Identification (Match
with PAR register)
Lock Request Unit = 1
Other = 0
Slave Transmission
Enable
(BCR.ENSLVTX bit)
Slave Reception
Enable
(BCR.ENSLVRX bit) 0H 3H 4H 5H 6H 7H
0 {× × × {×
0 don’t care
1 { { × × { {
0 don’t care {× { { × ×
0 {× {{{ ×
0 1
1
1
1
don’t care
{{{{{{
Other than above ×
Caution If the received control data is other than the data shown in Table 18-5, × (NACK signal is returned) is unconditionally assumed.
Remark {: ACK signal is returned.
×: NACK signal is returned.
CHAPTER 18 IEBus CONTROLLER
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 683
(6) Telegraph length field
This field is output by the transmission side to inform the reception side of the number of bytes of the transmit
data.
The configuration of the telegraph length field is as shown in Figure 18-5.
Table 18-6 shows the relationship between the telegraph length bit and the number of transmit data.
Figure 18-5. Telegraph Length Field
MSB LSB
Telegraph length field
Telegraph length bit (8 bits) Parity ACK
Table 18-6. Contents of Telegraph Length Bit
Telegraph Length Bit (Hex) Number of Transmit Data Bytes
01H 1 byte
02H 2 bytes
| |
FFH 255 bytes
00H 256 bytes
The operation of the telegraph length field differs depending on whether the master transmits data (when
control bit 3 is 1) or receives data (when control bit 3 is 0).
(a) When master transmits data
The telegraph length bit and parity bit are output by the master unit and the synchronization signals of bits
are output by the master unit. When the slave unit detects that the parity is even, it outputs the ACK
signal, and starts outputting the data field. During broadcast communication, however, the slave unit
outputs the NACK signal.
If the parity is odd, the slave unit judges that the telegraph length bit has not been correctly received,
outputs the NACK signal, and returns to the standby (monitor) status. At this time, the master unit also
returns to the standby status, and communication ends.
(b) When master receives data
The telegraph length bit and parity bit are output by the slave unit and the synchronization signals of bits
are output by the master unit. If the master unit detects that the parity bit is even, it outputs the ACK
signal.
If the parity bit is odd, the master unit judges that the telegraph length bit has not been correctly received,
outputs the NACK signal, and returns to the standby status. At this time, the slave unit also returns to the
standby status, and communication ends.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
684
(7) Data field
This is data output by the transmission side.
The master unit transmits or receives data to or from a slave unit by using the data field.
The configuration of the data field is as shown below.
Figure 18-6. Data Field
Data field (number specified by telegraph length field)
MSB LSB
One data
ACKParity
Data bit (8 bits) ACKParity
Following the data bit, the parity bit and acknowledge bit are respectively output by the master unit and slave
unit.
Use broadcast communication only for when the master unit transmits data. At this time, the acknowledge bit
is ignored.
The operation differs as follows depending on whether the master transmits or receives data.
(a) When master transmits data
When the master units writes data to a slave unit, the master unit transmits the data bit and parity bit to the
slave unit. If the parity is even and the receive data is not stored in the DR register when the slave unit
has received the data bit and parity bit, the slave unit outputs an ACK signal. If the parity is odd or if the
receive data is stored in the DR register, the slave unit rejects receiving the data, and outputs the NACK
signal.
If the slave unit outputs the NACK signal, the master unit transmits the same data again. This operation
continues until the master detects the ACK signal from the slave unit, or the data exceeds the maximum
number of transmit bytes.
If there is more data and the maximum number of transmit bytes is not exceeded when the parity is even
and when the slave unit outputs the ACK signal, the master unit transmits the next data.
During broadcast communication, the slave unit outputs the NACK signal, and the master unit transfers 1
byte of data at a time. If the parity is odd or the DR register is storing receive data after the slave unit has
received the data bit and parity bit during broadcast communication, the slave unit judges that reception
has not been performed correctly, and stops reception.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 685
(b) When master receives data
When the master unit reads data from a slave unit, the master unit outputs a sync signal corresponding to
all the read bits.
The slave unit outputs the contents of the data and parity bits to the bus in response to the sync signal
from the master unit.
The master unit reads the data and parity bits output by the slave unit, and checks the parity.
If the parity is odd, or if the DR register is storing a receive data, the master unit rejects accepting the data,
and outputs the NACK signal. If the maximum number of transmit bytes is within the value that can be
transmitted in one communication frame, the master unit repeats reading the same data.
If the parity is even and the DR register is not storing a receive data, the master unit accepts the data and
outputs the ACK signal. If the maximum number of transmit bytes is within the value that can be
transmitted in one frame, the master unit reads the next data.
Caution Do not operate master reception in broadcast communication, because the slave unit
cannot be defined and data transfer cannot be performed correctly.
(8) Parity bit
The parity bit is used to check to see if the transmit data has no error.
The parity bit is appended to each data of the master address, slave address, control, telegraph length, and
data bits.
The parity is an even parity. If the number of bits in data that are ‘1’ is odd, the parity bit is ‘1’. If the number of
bits in the data that are ‘1’ is even, the parity bit is ‘0’.
(9) Acknowledge bit
During normal communication (communication from one unit to another), an acknowledge bit is appended to
the following locations to check if the data has been correctly received.
• End of slave address field
• End of control field
• End of telegraph length field
• End of data field
The definition of the acknowledge bit is as follows.
• 0: Indicates that the transmit data is recognized (ACK signal).
• 1: Indicates that the transmit data is not recognized (NACK signal).
During broadcast communication, however, the contents of the acknowledge bit are ignored.
(a) Last acknowledge bit of slave field
The last acknowledge bit of the slave field serves as a NACK signal in any of the following cases, and
transmission is stopped.
• If the parity of the master address bit or slave address bit is incorrect
• If a timing error (error in bit format) occurs
• If a slave unit does not exist
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
686
(b) Last acknowledge bit of control field
The last acknowledge bit of the control field serves as a NACK signal in any of the following cases, and
transmission is stopped.
• If the parity of the control bit is incorrect
• If control bit 3 is ‘1’ (write operation) when the slave reception enable flag (BCR.ENSLVRX bit) is not set
(1)Note
• If the control bit indicates reading of data (3H or 7H) when the slave transmission enable flag
(BCR.ENSLVTX bit) is not set (1)
• If a unit other than that has set locking requests 3H, 6H, 7H, AH, BH, EH, or FH of the control bit when
locking is set
• If the control bit indicates reading of lock addresses (4H, 5H) even when locking is not set
• If a timing error occurs
• If the control bit is undefined
Cautions 1. The ACK signal is always returned when the control data of the slave status request
is received, even if the ENSLVTX bit = 0.
2. The NACK signal is returned by the acknowledge bit in the control field when the
control data for data/command writing is received, even if the ENSLVRX bit = 0.
Slave reception can be disabled (communication stopped) by ENSLVRX bit only in
the case of individual communication. In the case of broadcast communication,
communication is maintained and the data request interrupt request signal (INTIE1)
or IEBus end interrupt request signal (INTIE2) is generated.
(c) Last acknowledge bit of telegraph length field
The last acknowledge bit of the telegraph length field serves as a NACK signal in any of the following
cases, and transmission is stopped.
• If the parity of the telegraph length bit is incorrect
• If a timing error occurs
(d) Last acknowledge bit of data field
The last acknowledge bit of the data field serves as a NACK signal in any of the following cases, and
transmission is stopped.
• If the parity of the data bit is incorrectNote
• If a timing error occurs after the preceding acknowledge bit has been transmitted
• If the receive data is stored in the DR register and no more data can be receivedNote
Note In this case, when the communication executed is individual communication, if the maximum
number of transmit bytes is within the value that can be transmitted in one frame, the
transmission side executes transmission of that data field again. For broadcast communication,
the transmission side does not execute transmission again, a communication error occurs on the
reception side and reception stops.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 687
18.1.7 Transfer data
(1) Slave status
The master unit can learn why the slave unit did not return the ACK signal by reading the slave status.
The slave status is determined according to the result of the last communication the slave unit has executed.
All the slave units can supply information on the slave status.
The configuration of the slave status is shown below.
Figure 18-7. Bit Configuration of Slave Status
MSB LSB
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Bit 0Note 1 Meaning
0 Transmit data is not written in DR register
1 Transmit data is written in DR register
Bit 1Note 2 Meaning
0 Receive data is not stored in DR register
1 Receive data is stored in DR register
Bit 2 Meaning
0 Unit is not locked
1 Unit is locked
Bit 3 Meaning
0 Fixed to 0
Bit 4Note 3 Meaning
0 Slave transmission is stopped
1 Slave transmission is ready
Bit 5 Meaning
0 Fixed to 0
Bit 7 Bit 6 Meaning
0 0 Mode 0
0 1 Mode 1
1 0 Mode 2
1 1 Not used
Indicates the highest mode supported by the
unitNote 4.
Notes 1. After reset: Bit 0 is set to 1.
2. The receive buffer size is 1 byte.
3. When the V850ES/SG2 serves as a slave unit, this bit corresponds to the status indicated by
BCR.ENSLVTX bit.
4. Bits 7 and 6 are fixed to “10” because the V850ES/SG2 and V850ES/SG2-H can support modes
1 and 2.
<R>
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
688
(2) Lock address
When the lock address is read (control bit: 4H or 5H), the address (12 bits) of the master unit that has issued
the lock instruction is configured in 1-byte units as shown below and read.
Figure 18-8. Configuration of Lock Address
MSB
Lower 8 bits
Undefined Higher 4 bits
Control bit: 4H
Control bit: 5H
LSB
(3) Data
If the control bit indicates reading of data (3H or 7H), the data in the data buffer of the slave unit is read by the
master unit.
If the control bit indicates writing of data (BH or FH), the data received by the slave unit is processed according
to the operation rule of that slave unit.
(4) Locking and unlocking
The lock function is used when a message is transferred in two or more communication frames.
The unit that is locked does not receive data from units other than the one that has locked the unit (does not
receive broadcast communication).
A unit is locked or unlocked as follows.
(a) Locking
If the communication frame is completed without succeeding to transmit or receive data of the number of
bytes specified by the telegraph length bit after the telegraph length field has been transmitted or received
(ACK = 0) by the control bit that specifies locking (3H, AH, or BH), the slave unit is locked by the master
unit. At this time, the bit (bit 2) in the byte indicating the slave status is set to ‘1’.
(b) Unlocking
After transmitting or receiving data of the number of data bytes specified by the telegraph length bit in one
communication frame by the control bit that has specified locking (3H, AH, or BH), or the control bit that
has specified unlocking (6H), the slave unit is unlocked by the master unit. At this time, the bit related to
locking (bit 2) in the byte indicating the slave status is reset to ‘0’.
Locking or unlocking is not performed during broadcast communication.
Locking and unlocking conditions are shown below.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 689
Table 18-7. Lock Setting Conditions
Broadcast Communication Individual Communication Control Data
Communication End Frame End Communication End Frame End
3H, 6HNote Cannot be locked Lock set
AH, BH Cannot be locked Cannot be locked Cannot be locked Lock set
0H, 4H, 5H, EH, FH Cannot be locked Cannot be locked Cannot be locked Cannot be locked
Note The frame end of control data 6H (slave status read/unlock) occurs when the parity in the data field is odd,
and when the NACK signal from the IEBus unit is repeated up to the maximum number of transfer bytes
with being output.
Table 18-8. Unlock Release Conditions (While Locked)
Broadcast Communication from
Lock Request Unit
Individual Communication from
Lock Request Unit
Control Data
Communication End Frame End Communication End Frame End
3H, 6HNote Unlocked Remains locked
AH, BH Unlocked Unlocked Unlocked Remains locked
0H, 4H, 5H, EH, FH Remains locked Remains locked Remains locked Remains locked
Note The frame end of control data 6H (slave status read/unlock) occurs when the parity in the data field is odd,
and when the NACK signal from the IEBus unit is repeated up to the maximum number of transfer bytes
with being output.
18.1.8 Bit format
The format of the bits constituting the communication frame of the IEBus is shown below.
Figure 18-9. Bit Format of IEBus
Logic “1”
Logic “0”
Preparation
period
Synchronization
period
Data period Stop period
Preparation period: First low-level (logic “1”) period
Synchronization period: Next high-level (logic “0”) period
Data period: Period indicating value of bit
Stop period: Last low-level (logic “1”) period
The synchronization period and data period are almost equal to each other in length.
The IEBus synchronizes each bit. The specifications on the time of the entire bit and the time related to the period
allocated to that bit differ depending on the type of the transmit bit, or whether the unit is the master unit or a slave
unit.
The master and slave units monitor whether each period (preparation period, synchronization period, data period,
and stop period) is output for specified time while they are in communication. If a period is not output for the specified
time, the master and slave units report a timing error, immediately terminate communication and enter the standby
status.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
690
18.2 Configuration
The block diagram of the IEBus controller is shown below.
Figure 18-10. IEBus Controller Block Diagram
IETX0
fXX to fXX/5Note
IERX0
UAR,
SAR
OCKS2
Prescaler
Prescaler block
8
BCR, PSR, ISR
ESR, CDR, DLR, DR
Reception
block
Transmission
block
Transmit shift
register
Receive shift
register
Field
processing
block
Bit
processing
block
Interrupt control block
Internal register block
IEBus interface block
Interrupt
request signal
IEBus controller
Internal bus
SSR, USR,
FSR, SCR,
CCR
RAR,
RSA
Noise filter
Note fXX/4 and fXX/5 can be selected only in the V850ES/SG2-H.
(1) Hardware configuration and functions
IEBus mainly consists of the following six internal blocks.
• Interrupt control block
• Internal registers
• Bit processing block
• Field processing block
• IEBus interface block
• Prescaler block
<R>
<R>
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 691
(a) Interrupt control block
This control block transfers interrupt request signals from the IEBus controller to the CPU.
(b) Internal registers
These registers set data to the control registers and fields that control IEBus (for the internal registers, see
18.3 Registers).
(c) Bit processing block
This block generates and breaks down bit timing, and mainly consists of a bit sequence ROM, 8-bit preset
timer, and comparator.
(d) Field processing block
This block generates each field in the communication frame, and mainly consists of a field sequence
ROM, 4-bit down counter, and comparator.
(e) IEBus interface block
This is the interface block for an external driver/receiver, and mainly consists of a noise filter, shift register,
and transmission/reception block (collision detector, parity detector, parity generator, and ACK/NACK
generator).
(f) Prescaler block
This block selects the clock to be supplied to the IEBus controller.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
692
18.3 Registers
The registers that control the IEBus controller are shown below.
Table 18-9. Control Registers of IEBus Controller
Bit Unit for Manipulation Address Function Register Name Symbol R/W
1 8 16
After Reset
FFFFF348H IEBus clock select register OCKS2 √
FFFFF360H IEBus control register BCR √ √
FFFFF361H IEBus power save register PSR
R/W
√ √
00H
FFFFF362H IEBus slave status register SSR √ √ 81H
FFFFF363H IEBus unit status register USR
R
√ √
FFFFF364H IEBus interrupt status register ISR √ √
FFFFF365H IEBus error status register ESR √ √
00H
FFFFF366H IEBus unit address register UAR √
FFFFF368H IEBus slave address register SAR
R/W
√
FFFFF36AH IEBus partner address register PAR √
FFFFF36CH IEBus receive slave address register RSA
R
√
0000H
FFFFF36EH IEBus control data register CDR √ 00H
FFFFF36FH IEBus telegraph length register DLR √ 01H
FFFFF370H IEBus data register DR
R/W
√
FFFFF371H IEBus field status register FSR √
00H
FFFFF372H IEBus success count register SCR √ 01H
FFFFF373H IEBus communication count register CCR
R
√ 20H
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 693
(1) IEBus control register (BCR)
The BCR register is an 8-bit register that controls the operations of the IEBus controller.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
After reset: 00H R/W Address: FFFFF360H
<7> <6> <5> <4> <3> 2 1 0
BCR ENIEBUS MSTRQ ALLRQ ENSLVTX ENSLVRX 0 0 0
ENIEBUS Communication enable flag
0
IEBus unit stopped
1
IEBus unit active
MSTRQ Master request flag
0
IEBus unit not requested as master
1
IEBus unit requested as master
ALLRQ Broadcast request flag
0
Individual communication requested
1
Broadcast communication requested
ENSLVTX Slave transmission enable flag
0
Slave transmission disabled
1
Slave transmission enabled
ENSLVRX Slave reception enable flag
0
Slave reception disabled
1
Slave reception enabled
Cautions 1. While IEBus is operating as the master, writing to the BCR register (including bit
manipulation instructions) is disabled until either the end of that communication or
frame, or until communication is stopped by the occurrence of an arbitration-loss
communication error. Master requests cannot therefore be multiplexed. However, the
case when communication has been forcibly stopped (ENIEBUS flag = 0) is not
problem.
2. If a bit manipulation instruction for the BCR register conflicts with a hardware reset of
the MSTRQ bit, the BCR register may not operate normally. The following
countermeasures are recommended in this case.
• Because the hardware reset is instigated in the acknowledgment period of the slave
address field, be sure to observe Caution 1 of (b) Master request flag (MSTRQ)
below.
• Be sure to observe the caution above regarding writing to the BCR register.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
694
(a) Communication enable flag (ENIEBUS)...Bit 7
<Set/clear conditions>
Set: By software
Clear: By software
The IEBus controller participates in communication differently depending on the timing of setting the
ENIEBUS bit (1), as follows.
Table 18-10. Timing of Setting ENIEBUS Bit and Participation in Communication
Timing of Setting ENIEBUS Bit How IEBus Controller Participates in Communication
If communication is not performed on IEBus Participates in communication from the next frame or starts
communication.
If other bus master is communicating start bit
while communication is in progress on IEBus
Participates in communication from that frame if the start bit is
detected. If the start bit is not detected, participates in
communication from the next frame.
If communication is in progress on IEBus after
start bit from other bus master is detected
Participates in communication from the next frame.
If the ENIEBUS bit is cleared (0), communication is immediately stopped even while it is in progress, and
the internal flags and registers are reset, with some exceptions. The registers that are not reset by the
ENIEBUS bit are listed in the table below.
The IEBus controller does not respond even if another unit starts communication when the ENIEBUS bit =
0.
Table 18-11. Registers That Are Not Reset by ENIEBUS Bit
Registers Not Reset by ENIEBUS Bit Remark
UAR Not reset
SAR Not reset
CDR Data written from CPU is not reset but data received during
communication is reset.
DLR Data written from CPU is not reset but data received during
communication is reset.
DR Data written from CPU is not reset but data received during
communication is reset.
Caution Before setting the ENIEBUS bit (1), the following registers must be set depending on the mode
of communication to be started.
Table 18-12. Registers That Must Be Set Before Each Communication
Mode of Communication Registers That Must Be Set in Advance
Master transmission UAR, SAR, CDR, DLR, DR (first 1-byte data)
Master reception UAR, SAR, CDR
Slave transmissionNote UAR, DLR, DR (first 1-byte data)Note
Slave reception UAR
Note When starting slave transmission, information such as the value to be set to the DLR register and which
data is to be returned (value to be set to the DR register) must be assigned in advance.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 695
(b) Master request flag (MSTRQ)...Bit 6
<Set/clear conditions>
Set: By software
Clear: Cleared (0) by hardware when master communication is started and immediately before the start
interrupt of the master occurs.
Cleared (0) by hardware before a communication error occurs.
When the ENIEBUS bit is cleared.
When the MSTRQ bit is set (1), the IEBus controller starts communication on IEBus as the master.
If communication is in progress on IEBus (if the start bit cannot be detected while the start bit is being
communicated or if communication is in progress after the start bit has been detected), however, the
controller waits until the current frame ends (holds the master request pending), outputs the start bit after
the frame has ended, and starts communication as the master.
Cautions 1. If the IEBus controller has lost in arbitration, issue the master request again by
software.
In doing so, set (1) the MSTRQ bit at a timing other than that illustrated below.
Figure 18-11. Timing at Which MSTRQ Bit Cannot Be Set
MSTRQ bit
MSTRQ bit cannot be set (1)
(approx. 167 ns (mode 1, at 6.29 MHz)).
MSTRQ bit
clear signal
Start interrupt request signal
(INTIE2, INTSTA)
2. When a master request has been sent and bus mastership acquired, do not set the
MSTRQ, ENSLVTX, or ENSLVRX bit until the end of communication (i.e. the
communication end flag (ISR.ENDTRNS bit) or frame end flag (ISR.ENDFRAM bit) is
set (1)) as setting these flags disables interrupt request signal generation. However,
these flags can be set if communication has been aborted.
(c) Broadcast request flag (ALLRQ)...Bit 5
<Set/clear conditions>
Set: By software
Clear: By software
Caution When requesting broadcast communication, always set (1) the ALLRQ bit, then the
MSTRQ bit.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
696
(d) Slave transmission enable flag (ENSLVTX)...Bit 4
<Set/clear conditions>
Set: By software
Clear: By software
Cautions 1. The ENSLVTX bit must be set before the parity bit in the control field is received.
2. Clear the ENSLVTX bit (0) before setting the MSTRQ bit (1) when making a master
request. This is to avoid transmission of the data of the DR register that tries master
transmission if the controller loses in arbitration after master operation and if slave
transmission is requested by the master.
3. When returning to an enabled state from a disabled state, transmission becomes
valid from the next frame.
4. If control data (3H or 7H) for data/command writing is received when the ENSLVTX bit
= 0, the NACK signal is returned by the acknowledge bit in the control field.
5. The status interrupt request signals (INTIE2, INTSTA) will be generated and
communication continued when the control data of a slave status request is returned,
even if the ENSLVTX bit = 0.
(e) Slave reception enable flag (ENSLVRX)...Bit 3
<Set/clear conditions>
Set: By software
Clear: By software
Cautions 1. The ENSLVRX bit must be set before the parity bit in the control field is received.
2. While the CPU is busy with other processing, slave reception can be prevented by
clearing the ENSLVRX bit (0). During individual communication, the NACK signal is
returned in the control field and communication is completed. During broadcast
communication, communication cannot be completed because the acknowledge bit
is ignored. However, the IEBus controller does not respond to the broadcast
communication and does not generate an interrupt request signal.
3. When returning to an enabled state from a disabled state, transmission becomes
valid from the next frame.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 697
(2) IEBus power save register (PSR)
The PSR register is an 8-bit register that controls the internal clock and communication mode of the IEBus
controller.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
After reset: 00H R/W Address: FFFFF361H
<7> <6> 5 4 3 2 1 0
PSR ENCLK IEMODE 0 0 0 0 0 0
ENCLK Internal clock operation enable flag
0
Stop internal clock of IEBus controller
1
Enable internal clock of IEBus controller
IEMODE IEBus communication mode setting flag
0
Set communication mode 1
1
Set communication mode 2
Cautions 1. Do not set the PSR register while communication is enabled (BCR.ENIEBUS bit = 1).
2. Be sure to clear bits 5 to 0 to “0”.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
698
(3) IEBus slave status register (SSR)
The SSR register is an 8-bit register that indicates the communication status of the slave unit. After receiving a
slave status transmission request from the master, read this register by software, and write a slave status to
the DR register to transmit the slave status. At this time, the telegraph length is automatically set to “01H”, so
setting of the DLR register is not required (because it is preset by hardware).
Bits 6 and 7 indicate the highest mode supported by the unit, and are fixed to “10” (mode 2).
This register is read-only, in 8-bit or 1-bit units.
Reset sets this register to 81H.
After reset: 81H R Address: FFFFF362H
7 6 5 <4> 3 <2> <1> <0>
SSR 1 0 0 STATSLV 0 STATLOCK STATRX STATTX
STATSLV Slave transmission status flag
0 Slave transmission stops
1 Slave transmission enabled
STATLOCK Lock status flag
0 Unlock status
1 Lock status
STATRX DR register receive status
0 Receive data not stored in DR register
1 Receive data stored in DR register
STATTX DR register transmit status
0 Transmit data not stored in DR register
1 Transmit data stored in DR register
(a) Slave transmission status flag (STATSLV)...Bit 4
Reflects the contents of the slave transmission enable flag (BCR.ENSLVTX bit).
(b) Lock status flag (STATLOCK)...Bit 2
Reflects the contents of the lock flag (USR.LOCK bit).
(c) DR register reception status (STATRX)...Bit 1
This flag indicates the DR register reception state.
(d) DR register transmission status (STATTX)...Bit 0
This flag indicates the DR register transmission state.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 699
(4) IEBus unit status register (USR)
The USR register is an 8-bit register that indicates the IEBus unit status.
This register is read-only, in 8-bit or 1-bit units.
Reset sets this register to 00H.
After reset: 00H R Address: FFFFF363H
7 <6> <5> <4> <3> 2 1 0
USR 0 SLVRQ ARBIT ALLTRNS ACK LOCK 0 0
SLVRQ Slave request flag
0
No request from master to slave
1
Request from master to slave
ARBIT Arbitration result flag
0
Arbitration loss not occurred
1
Arbitration loss occurred
ALLTRNS Broadcast communication flag
0
Individual communication status
1
Broadcast communication status
ACK Acknowledge transmission flag
0
NACK signal transmitted
1
ACK signal transmitted
LOCK Lock status flag
0
Unit unlocked
1
Unit locked
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
700
(a) Slave request flag (SLVRQ)...Bit 6
A flag indicating whether there has been a slave request from the master.
<Set/clear conditions>
Set: When the unit is requested as a slave (if the condition in Table 18-13 Slave Request Condition
(SLVRQ Bit Setting Condition) is satisfied), this flag is set (1) by hardware when the
acknowledge period of the slave address field starts.
Clear: This flag is cleared (0) by hardware when the unit is not requested as a slave (if the condition in
Table 18-13 Slave Request Condition (SLVRQ Bit Setting Condition) is not satisfied). The
reset timing is the same as the set timing. If the unit is requested as a slave immediately after
communication has been correctly received (when the SLVRQ bit = 1), and if a parity error occurs
in the slave address field for that communication, the flag is not cleared.
Table 18-13. Slave Request Condition (SLVRQ Bit Setting Condition)
Status of Unit Received Master
Address
Communication Mode Received Slave Address
Individual UAR register matching
Group matching
Not locked don’t care
Broadcast
FFFH
Individual UAR register matching
Group matching
Locked Locked master matching
Broadcast
FFFH
Caution If a unit other than the locked master communicates with the unit while the unit is
locked, the SLVRQ bit is not set but the ACK signal is returned to the slave address field.
This is because communication must be continued, even if a unit other than the locked
master returns the signal, if the control data is a slave status request.
(b) Arbitration result flag (ARBIT)...Bit 5
A flag that indicates the result of arbitration.
<Set/clear conditions>
Set: This flag is set (1) when the data output by the IEBus unit during the arbitration period does not
match the bus line data.
Clear: This flag is cleared (0) by the start bit timing.
Cautions 1. The timing at which the arbitration result flag (ARBIT bit) is cleared differs depending
on whether the unit outputs a start bit.
• If start bit is output: The flag is cleared at the output start timing.
• If start bit is not output: The flag is cleared at the detection timing of the start bit
(approx. 160
μ
s (mode 1, at 6.29 MHz) after output)
2. The flag is cleared (0) at the detection timing of the start bit if the other unit outputs
the start bit earlier and the unit does not output the start bit after the master request.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 701
(c) Broadcast communication flag (ALLTRNS)...Bit 4
Flag indicating whether the unit is performing broadcast communication. The contents of the flag are
updated in the broadcast field of each frame.
Except for initialization (reset) by system reset, the set/clear conditions vary depending on the receive data
of the broadcast field bit.
<Set/clear conditions>
Set: When “broadcast” is received by the broadcast field
Clear: When “individual” is received by the broadcast field, or upon the input of a system reset.
Caution The broadcast flag is updated regardless of whether IEBus is the communication target
or not.
Figure 18-12. Example of Broadcast Communication Flag Operation
Broadcast
communication flag
Clear
Set Not cleared
by start bit
IEBus sequence Start M11
Broad-
cast
M10 M11
Individual
M10Start
(d) Acknowledge transmission flag (ACK)...Bit 3
A flag that indicates whether the ACK signal has been transmitted in the acknowledge bit period of the
acknowledge bit field when IEBus is the receiving unit. The contents of the flag are updated in the
acknowledge bit period of each frame. However, if the internal circuit is initialized by the occurrence of a
parity error, etc., the contents are not updated in the acknowledge bit period of that field.
(e) Lock status flag (LOCK)...Bit 2
A flag that indicates whether the unit is locked.
<Set/clear conditions>
Set: This flag is set (1) when the communication end flag (ISR.ENDTRNS bit) goes low and the frame
end flag (ISR.ENDFRAM bit) goes high after receipt of a lock specification (3H, 6H, AH, BH) in the
control field.
Clear: When the communication enable flag (BCR.ENIEBUS bit) is cleared (0).
When the communication end flag (ENDTRNS bit) is set (1) after receipt of a lock release (3H, 6H,
AH, BH) in the control field.
Caution Lock specification/release is not possible in broadcast communication. In the lock
status, individual communication from a unit other than the one that requests locking is
not acknowledged. However, even communication from a unit other than the one that
requests locking is acknowledged as long as the communication is a slave status
request.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
702
(5) IEBus interrupt status register (ISR)
The ISR register indicates the interrupt source when IEBus issues an interrupt request signal. This register is
read to generate an interrupt request signal, after which the specified interrupt processing is carried out.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
After reset: 00H R/WNote 1 Address: FFFFF364H
7 <6> <5> <4> <3> <2> 1 0
ISR 0 IEERR STARTF STATUSF ENDTRNS ENDFRAM 0 0
IEERR Communication error flag (during communication)
0
No communication error
1
Communication error
STARTF Start interrupt flag
0
Start interrupt request signal did not occur
1
Start interrupt request signal occurred
STATUSF Status transmission flag (slave)
0
No slave status/lock address (higher 4 bits, lower 8 bits) transmission
request
1
Slave status/lock address (higher 4 bits, lower 8 bits) transmission request
ENDTRNS Communication end flag
0
Communication does not end after the number of bytes set in the telegraph
length field have been transferred
1
Communication ends after the number of bytes set in the telegraph length
field have been transferred
ENDFRAM Frame end flag
0
The frame (transfer of the maximum number of bytes) does not end
1
The frame (transfer of the maximum number of bytes) ends
Notes 1. Only the IEERR bit can be written, and only to 0 (i.e., the IEERR bit can only be cleared). The
IEERR bit is not set (1) even if 1 is written to it.
2. Mode 1: 32 bytes
Mode 2: 128 bytes
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 703
(a) Communication error flag (IEERR)...Bit 6
A flag that indicates a communication error has occurred. When a communication error occurs, the
INTIE2 and INTERR interrupt request signals are generated.
<Set/clear conditions>
Set: The flag is set (1) if a timing error, parity error (except in the data field), NACK reception error
(except in the data field), underrun error, overrun error (that occurs during broadcast
communication reception), or write error occurs.
Clear: By software
(b) Start interrupt flag (STARTF)...Bit 5
A flag that indicates the start interrupt. When a start interrupt occurs, the INTIE2 and INTSTA interrupt
request signals are generated.
<Set/clear conditions>
Set: This flag is set (1) in the slave address field, upon a master request.
When IEBus is a slave unit, this flag is set (1) upon a request from the master (only if it was a slave
request in the locked state from the unit requesting a lock).
Clear: This flag is cleared (0) if the status transmission interrupt, communication end interrupt, frame end
interrupt, or INTIE1 interrupt request signal is generated.
(c) Status transmission flag (STATUSF)...Bit 4
A flag that indicates the master requested transmission of the slave status and lock address (higher 4 bits
and lower 8 bits) when the controller was serving as a slave.
<Set/clear conditions>
Set: This flag is set (1) when 0H, 4H, 5H, or 6H is received in the control field from the master when the
IEBus is a slave unit.
Clear: This flag is cleared (0) if the start interrupt, communication end interrupt, frame end interrupt, or
INTIE1 interrupt request signal is generated.
(d) Communication end flag (ENDTRANS)...Bit 3
A flag that indicates whether communication ends after the number of bytes set in the telegraph length
field have been transferred. When a communication error occurs, the INTIE2 and INTSTA interrupt
request signals are generated.
<Set/clear conditions>
Set: This flag is set (1) when the count value of the SCR register is 00H.
Clear: This flag is cleared (0) if the start interrupt, status transmission interrupt, frame end interrupt (if the
communication end interrupt does not occur), or INTIE1 interrupt request signal is generated.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
704
(e) Frame end flag (ENDFRAM)...Bit 2
A flag that indicates whether communication ends after the maximum number of bytes (mode 1: 32 bytes,
mode 2: 128 bytes) have been transferred.
<Set/clear conditions>
Set: This flag is set (1) when the count value of the CCR register is 00H.
Clear: This flag is cleared (0) if the start interrupt, status transmission interrupt, communication end
interrupt (if the frame end interrupt does not occur), or INTIE1 interrupt request signal is generated
Cautions 1. If both the CCR and SCR registers are cleared to 00H, the ENDTRNS and ENDFRAM
bits are set (1) at the same time.
2. If the last data field is the NACK signal when the maximum number of transmitted
bytes is reached as a result of retransmitting the data, the ENDFRAM bit and IEERR
(NACK reception error) bit are set at the same time.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 705
(6) IEBus error status register (ESR)
The ESR register indicates the source of the communication error interrupt request signal of IEBus. Each bit
of this register is set (1) as soon as the communication error flag (ISR.IEERR bit) is set (1). The source of a
communication error, if any, can be identified by checking the contents of this register.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
After reset: 00H R/W Address: FFFFF365H
<7> <6> <5> <4> <3> <2> 1 <0>
ESR TERR PERR NERR UERR OERR WERR 0 DEFLAG
TERR Timing error occurrence flag
0 Timing error did not occur
1 Timing error occurred
PERR Parity error occurrence flag
0 Parity error did not occur
1 Parity error occurred
NERR NACK reception error occurrence flag
0 NACK reception error does not occur
1 NACK reception error occurred
UERR Underrun error occurrence flag
0 Underrun error did not occur
1 Underrun error occurred
OERR Overrun error occurrence flag
0 Overrun error did not occur
1 Overrun error occurred
WERR Write error occurrence flag
0 Write error did not occur
1 Write error occurred
DEFLAG Third party error occurrence flag
0 Error occurred during communication with unit
1 Error occurred during communication with station other than unit
Cautions 1. Each bit can only be cleared (0). It cannot be set (1) even if 1 is written to it.
2. The value of the ESR register is updated when an error occurs. If the ESR register is
read at this time, however, an undefined value is read. It is recommended to read the
ESR register in error interrupt servicing.
3. If a communication error occurs, the IEBus controller returns to the default status and
makes preparation for communication. If communication is started without the error
corrected, the error flag accumulates the error. Correct the error before the next
communication is started.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
706
(a) Timing error occurrence flag (TERR)…Bit 7
<Set/clear conditions>
Set: This flag is set (1) if a timing error occurs.
Clear: By software
A timing error occurs if the high-/low-level width of the communication bit is not the defined value. The
defined value of the high- and low-level width is set to the bit processing block and monitored by the
internal timer. If a timing error occurs, the INTERR and INTIE2 interrupt request signals are generated.
(b) Parity error occurrence flag (PERR)…Bit 6
<Set/clear conditions>
Set: This flag is set (1) if a parity error occurs.
Clear: By software
A parity error occurs if the parity generated in each field does not match the received parity while the
controller is serving as a receiver unit. If the parity does not match in the data field during individual
communication, however, the NACK signal is returned and retransmission of data is requested.
Therefore, the parity error does not occur.
Table 18-14. Operation if Parity Does Not Match
Field Communication Mode Operation if Parity Does Not Match
Master address field Individual/broadcast Parity error occurs.
Slave address field Individual/broadcast Parity error occurs.
Control data field Individual/broadcast Parity error occurs.
Telegraph length field Individual/broadcast Parity error occurs.
Individual Retransmission is requested by returning NACK signal. Data field
Broadcast Parity error occurs.
(c) NACK reception error occurrence flag (NERR)…Bit 5
<Set/clear conditions>
Set: This flag is set (1) if a NACK reception error occurs.
Clear: By software
A NACK reception error occurs if the NACK signal is received during the acknowledge bit period of the
slave address field, control data field, or telegraph length field during individual communication, regardless
of whether the controller is operating as the master or a slave. If the NACK signal is received during the
acknowledge bit period of the data field, a NACK reception error does not occur because data is
retransmitted. If the NACK signal is received during the acknowledge period of the last data field when the
maximum number of transfer bytes is reached, the NACK reception error occurs.
The NACK reception error does not occur during broadcast communication because the ACK/NACK signal
is not identified.
The NACK reception error does not occur during third-party communication because only the timing/parity
error is detected as an error.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 707
(d) Underrun error occurrence flag (UERR) … Bit 4
<Set/clear conditions>
Set: This flag is set (1) if an underrun error occurs.
Clear: By software
An underrun error occurs if the next data is not transmitted to the DR register in time before the ACK
signal is received. If the NACK signal is received during individual communication and during the
acknowledge bit period, the underrun error does not occur because the data is retransmitted.
Figure 18-13. Timing of Underrun Error Occurrence
P
. . . . . .
AData field Data fieldPA
Request to write data to
DR register
Underrun error occurs if data is not
written to DR register during this period.
INTIE1
Remark P: Parity bit
A: Acknowledge bit
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
708
(e) Overrun error occurrence flag (OERR) … Bit 3
<Set/clear conditions>
Set: This flag is set (1) if an overrun error occurs.
Clear: By software
If 1-byte data is stored in the DR register while the IEBus controller serves as a receiver unit, the data
request interrupt request signal (INTIE1) is generated, and the DR register is read by means of DMA or by
software. If this reading is delayed and the next data is received, an overrun error occurs.
Cautions 1. If the DR register is not read and the number of retransmitted data reaches the
maximum number of transmitted bytes (32 bytes) after the overrun error has
occurred, the frame end interrupt request signal (INTSTA or INTIE2) occurs. The
overrun status is maintained until the DR register is read, even after the frame has
ended.
2. The overrun status is cleared only when the DR register is read and when the system
is reset. Therefore, be sure to read the DR register in the communication error
interrupt processing program.
3. The next data cannot be transmitted in the overrun status if it is 2 bytes or more.
Because the data request interrupt request signal (INTIE1) does not occur, the
transmit data cannot be set and an underrun error occurs. Therefore, be sure to
execute transmission after clearing the overrun status.
Remark During individual communication reception, the NACK signal is returned during the
acknowledge bit period of the next data. In response, the transmitter unit retransmits data.
Therefore, the CCR register is decremented but the SCR register is not decremented.
During broadcast communication reception, the communication error interrupt request signal
(INTIE2) is generated and reception is stopped. At this time, the DR register is not updated.
The INTIE1 signal is not generated. The STATRX bit of the SSR register is held set (to 1). The
overrun status is cleared when data is received after the DR register has been read.
Figure 18-14. Timing of Overrun Error Occurrence
P
. . . . . .
AData field Data fieldPA
Request to write data to
DR register
Overrun error occurs if data is not
written to DR register during this period.
INTIE1
Remark P: Parity bit
A: Acknowledge bit
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 709
(f) Write error occurrence flag (WERR) … Bit 2
<Set/clear conditions>
Set: This flag is set (1) if a write error occurs.
Clear: By software
A write error occurs if the data written to the DR register is not transmitted in the data field during unit
transmission. The timing of occurrence of a write error is illustrated below.
Figure 18-15. Timing of Write Error Occurrence
. . . . . .
Data fieldAcknowledge bit
Write error occurs if data is not
written to DR register during this period.
Approx.
170 ns
INTIE1
Cautions 1. Even when the WERR bit is set (1), the INTIE1 interrupt request signal may be
generated.
2. If the NACK signal is returned, the WERR bit is not set because data is
retransmitted.
(g) Third-party error occurrence flag (DEFLAG)…Bit 0
<Set/clear conditions>
Set: This flag is set (1) if a timing error or parity error occurs during communication regardless of the
unit (during communication between third parties).
Clear: By software
Caution If an error occurs before the third-party communication starts even when the slave
address field does not match that of the unit (for example, if the NACK signal is received
when the received address does not match that of the unit in the slave address field (if
the NERR bit is set (1))), the DEFLAG bit is not set (1).
Remark Communication between third parties may take place in the following two cases.
<1> If the received address in the slave address field does not match that of the unit (during
individual communication: Matching with UAR register, during broadcast communication:
Matching with group or FFFH) and if communication continues after the ACK signal has
been received, the unit monitors that communication.
<2> If the unit cannot respond to the received control data in the control field during broadcast
communication and if communication continues, the unit monitors that communication.
For example, this happens when the unit receives control data FH from master during
broadcast communication but the slave reception enable flag of the unit is disabled
(BCR.ENSLVRX bit = 0) (the NACK signal is returned and communication ends during
individual communication).
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
710
(7) IEBus unit address register (UAR)
The UAR register sets the unit address of an IEBus unit. This register must always be set before starting
communication.
Sets the unit address (12 bits) to bits 11 to 0.
This register can be read or written in 16-bit units.
Reset sets this register to 0000H.
15
0
14
0
13
0
12
0UAR
11 10 9 8 7 6 5 4 3 2 1 0 Address
FFFFF366H
After reset
0000H
R/W
R/W
Caution Do not set the UAR register while communication is enabled (BCR.ENIEBUS bit = 1).
(8) IEBus slave address register (SAR)
During a master request, the value of this register is reflected in the value of the transmit data in the slave
address field. The SAR register must always be set before starting communication.
The SAR register sets the slave address (12 bits) to bits 11 to 0.
This register can be read or written in 16-bit units.
Reset sets this register to 0000H.
15
0
14
0
13
0
12
0SAR
11 10 9 8 7 6 5 4 3 2 1 0 Address
FFFFF368H
After reset
0000H
R/W
R/W
Caution Do not set the SAR register while communication is enabled (BCR.ENIEBUS bit = 1).
(9) IEBus partner address register (PAR)
The PAR register stores the master address value received in the master address field regardless of whether
the unit is operating as the master or a slave.
If a request “4H” to read the lock address (lower 8 bits) is received from the master, read the value of this
register by software, and write the data of the lower 8 bits to the DR register.
If a request “5H” to read the lock address (higher 4 bits) is received from the master, read the value of this
register by software and write the data of bits 11 to 8 to the higher 4 bits of the DR register.
The PAR register sets the partner address (12 bits) to bits 11 to 0.
This register is read-only, in 16-bit units.
Reset sets this register to 0000H.
15
0
14
0
13
0
12
0PAR
11 10 9 8 7 6 5 4 3 2 1 0 Address
FFFFF36AH
After reset
0000H
R/W
R
Caution The PAR register stores an address value if the parity is correct and the unit is not locked
when the parity period of the master address field expires. If the PAR register is read at
this time, an undefined value is read.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 711
(10) IEBus receive slave address register (RSA)
The RSA register stores the slave address value received in the slave address field regardless of whether the
unit is operating as the master or a slave.
This register is read-only, in 16-bit units.
Reset sets this register to 0000H.
15
0
14
0
13
0
12
0RSA
11 10 9 8 7 6 5 4 3 2 1 0 Address
FFFFF36CH
After reset
0000H
R/W
R
Caution The RSA register stores an address value if the parity is correct and the unit is not locked
when the parity period of the slave address field expires. If the RSA register is read at
this time, an undefined value is read.
(11) IEBus control data register (CDR)
The CDR register can be read or written in 8-bit units.
Reset sets this register to 00H.
Remark The CDR register consists of a write register and a read register and data written to the CDR
register cannot be read as is. The data read from this register is the data received by IEBus
communication.
(a) When master unit
The data of the lower 4 bits is reflected in the data transmitted in the control field. During a master
request, the CDR register must be set in advance before starting communication.
(b) When slave unit
The data received in the control field is written to the lower 4 bits.
When the status transmission flag (ISR.STATUSF bit) is set (1), an interrupt request signal (INTIE2) is
issued, and each processing should be performed by software, according to the value of the lower 4 bits of
the CDR register.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
712
After reset: 00H R/W Address: FFFFF36EH
7 6 5 4 3 2 1 0
CDR 0 0 0 0 MOD SELCL2 SELCL1 SELCL0
MOD SELCL2 SELCL1 SELCL0 Function
0 0 0 0 Read slave status
0 0 0 1 Undefined
0 0 1 0 Undefined
0 0 1 1 Read data and lock
0 1 0 0 Read lock address (lower 8 bits)
0 1 0 1 Read lock address (lower 4 bits)
0 1 1 0 Read slave status and unlock
0 1 1 1 Read data
1 0 0 0 Undefined
1 0 0 1 Undefined
1 0 1 0 Write command and lock
1 0 1 1 Write data and lock
1 1 0 0 Undefined
1 1 0 1 Undefined
1 1 1 0 Write command
1 1 1 1 Write data
Cautions 1. Because the slave unit must judge whether the received data is a “command” or
“data”, read the value of the CDR register after completing communication.
2. If the master unit sets an undefined value, the slave unit returns the NACK signal
and communication is aborted. During broadcast communication, the master unit
ignores the acknowledge bit and continues communication. Therefore, do not set
an undefined value.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 713
(c) Slave status return operation
When IEBus receives a request to transfer from master to slave status or a lock address request (control
data: 0H, 6H), whether the ACK/NACK signal in the control field is returned or not depends on the status
of the IEBus unit.
(1) If 0H or 6H control data was received in the unlocked state → ACK signal returned
(2) If 4H or 5H control data was received in the unlocked state → NACK signal returned
(3) If 0H, 4H, 5H or 6H control data was received in the locked
state from the unit that sent the lock request → ACK signal returned
(4) If 0H, 4H, or 5H control data was received in the locked state
from other than the unit that sent the lock request → ACK signal returned
(5) If 6H control data was received in the locked state from other
than the unit that sent the lock request → NACK signal returned
In all of the above cases, the acknowledgment of a slave status or lock request will cause the STATUSF
bit to be set (1) and the status interrupt signal (INTIE2, INTSTA) to be generated. The generation timing is
at the end of the control field parity bit (at the start of the acknowledge bit). However, if NACK is returned,
a NACK receive error is generated after the acknowledge bit, and communication is terminated.
Figure 18-16. Interrupt Request Signal Generation Timing (for (1), (3), and (4))
INTIE2,
INTSTA signal
Set by reception
of 0H, 4H, 5H, 6H
IEBus sequence
Cleared by software
Control field
Telegraph length field
STATUSF bit
Internal NACK flag
0
Control bits (4 bits) Parity bit (1 bit) Acknowledge bit (1 bit)
Telegraph length bits (8 bits)
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
714
Figure 18-17. Interrupt Request Signal Generation Timing (for (2) and (5))
INTIE2
INTSTA
INTERR
Set by reception
of 0H, 4H, 5H, 6H
IEBus sequence
Cleared by software
Set by detection of
NACK signal
Control field
STATUSF bit
Internal NACK flag
Control bit (4 bits) Parity bit (1 bit) Acknowledge bit (1 bit)
Terminated by communication error
Because in (4) and (5) the communication was from other than the unit that sent the lock request while
IEBus was in the locked state, the start or communication end interrupt request signals (INTIE2, INTSTA)
are not generated, even if the IEBus unit is the communication target. The STATUSF bit is set (1) and the
status interrupt request signals (INTIE2, INTSTA) are generated, however, if a slave status or lock address
request is acknowledged. Note that even if the same control data is received while IEBus is in the locked
state, the interrupt generation timing for INTIE2 and INTSTA differs depending on whether the master unit
(3) or another unit (4) is requesting the locked state.
Figure 18-18. Timing of INTIE2 and INTSTA Interrupt Request Signal Generation in Locked State
(for (4) and (5))
INTIE2,
INTSTA
IEBus sequence
Status
interrupt
Start Master address
(12 + P)
Broad-
cast
Slave address
(12 + P + A)
Control
(4 + P + A)
Telegraph
length
Note
(8 + P + A)
Data
Note
(8 + P + A)
Note The telegraph length and data modes are not set in the case of (5) because the NACK signal is
returned.
Remark P: Parity bit, A: Acknowledge bit
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 715
Figure 18-19. Timing of INTIE2 and INTSTA Interrupt Request Signal Generation in Locked State (for (3))
INTIE2,
INTSTA
IEBus sequence
Status
interrupt
Start Master address
(12 + P)
Broad-
cast
Slave address
(12 + P + A)
Control
(4 + P + A)
Telegraph length
(8 + P + A)
Communication
end interrupt
Data
(8 + P + A)
Start
interrupt
Remark P: Parity bit, A: Acknowledge bit
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
716
(12) IEBus telegraph length register (DLR)
The DLR register can be read or written in 8-bit units.
Reset sets this register to 01H.
(a) When transmission unit ... Master transmission, slave transmission
The data of this register is reflected in the data transmitted in the telegraph length field and indicates the
number of bytes of the transmit data. The DLR register must be set in advance before transmission.
(b) When reception unit ... Master reception, slave reception
The receive data in the telegraph length field transmitted from the transmission unit is written to this
register.
Remark The DLR register consists of a write register and a read register. Consequently, data written to
this register cannot be read as is. The data that can be read is the data received during IEBus
communication.
After reset: 01H R/W Address: FFFFF36FH
7 6 5 4 3 2 1 0
DLR
Bit
7 6 5 4 3 2 1 0
Setting
value
Remaining number of
communication data bytes
0 0 0 0 0 0 0 1 01H 1 byte
0 0 0 0 0 0 1 0 02H 2 bytes
: : : : : : : : : :
0 0 1 0 0 0 0 0 20H 32 bytes
: : : : : : : : : :
1 1 1 1 1 1 1 1 FFH 255 bytes
0 0 0 0 0 0 0 0 00H 256 bytes
Cautions 1. When the master issues a request (0H, 4H, 5H, or 6H) for transmission of a slave
status or a lock address (higher 4 bits and lower 8 bits), 01H is transmitted as the
telegraph length regardless of the contents of the DLR register. It is therefore not
necessary to set the DLR register by software.
2. When the IEBus controller serves as a receiver unit, the DLR register stores a
telegraph length if the value of the parity bit of the telegraph length field is correct.
If the DLR register is read at this time, an undefined value is read.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 717
(13) IEBus data register (DR)
The DR register sets the communication data (8 bits) to bits 7 to 0.
This register can be read or written in 8-bit units.
Reset sets this register to 00H.
Remark The DR register consists of a write register and a read register. Consequently, data written to this
register cannot be read as is. The data that can be read is the data received during IEBus
communication.
(a) When transmission unit
The data (1 byte) written to the DR register is stored in the transmit shift register of the IEBus interface
block. It is then output from the most significant bit, and an interrupt request signal (INTIE1) is generated
each time 1 byte has been transmitted. If the NACK signal is received after 1-byte data has been
transferred during individual transfer, data is not transferred from the DR register to the transmit shift
register, and the same data is retransmitted. At this time, INTIE1 signal is not generated.
INTIE1 signal is generated when the transmit shift register stores the DR register value. However, when
the last byte and 32nd byte (the last byte of 1 communication frame) is stored in the transmit shift register,
the INTIE1 signal is not generated.
(b) When reception unit
One byte of the data received by the receive shift register of the IEBus interface block is stored in this
register.
Each time 1 byte has been correctly received, an interrupt request signal (INTIE1) is generated.
When transmit/receive data is transferred to and from the DR register, using DMA can reduce the CPU
processing load.
After reset: 00H R/W Address: FFFFF370H
7 6 5 4 3 2 1 0
DR
Cautions 1. If the next data is not in time while the transmission unit is set, an underrun
occurs, and a communication error interrupt request signal (INTIE2, INTERR)
occurs, stopping transmission.
2. If data is not read in time before the next data is read when the IEBus controller
functions as a receiver unit during individual communication reception, the NACK
signal is returned by the acknowledge bit of the data field, requesting the master to
retransmit the data. If the DR register is not read after the data has reached the
maximum number of transmit bytes, however, the frame end interrupt request
signal (INTIE2, INTSTA) and NACK reception error interrupt request signal (INTIE2,
INTERR) are generated at the same time.
3. If data is not read in time before the next data is received when the IEBus
controller functions as a receiver unit during broadcast communication reception,
an overrun error occurs and the communication error interrupt request signal
(INTIE2, INTERR) is generated.
4. When the IEBus controller serves as a receiver unit, the DR register stores receive
data if the value of the parity bit of the data field is correct. If the DR register is
read at this time, an undefined value is read.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
718
(14) IEBus field status register (FSR)
The FSR register stores the status of the field status of the IEBus controller if an interrupt request signal
(INTIE1, INTIE2, INTSTA, or INTERR) is generated.
This register is read-only, in 8-bit units.
Reset sets this register to 00H.
Cautions 1. If an interrupt request signal is generated during communication between third parties,
the FSR register is cleared to 00H. However, because only an interrupt request signal
that is generated if an error occurs is generated during communication between third
parties, the error can be identified as that during communication between third parties,
by reading third-party error flag (ESR.DEFLAG bit).
2. The FSR register updates the status information when an interrupt request signal is
generated. If the FSR register is read at this time, however, an undefined value is read.
3. If another interrupt request signal is generated before the FSR register is read, the status
information when the preceding interrupt occurred is updated by the status information
when the new interrupt occurs.
4. Use the FSR register only for problem analysis; do not use it with the actual software.
0FSR 0 0
0
00
FSTATE1 FSTATE0
After reset: 00H R Address: FFFFF371H
65432107
Remark For the explanation of the FSTATE1 and FSTATE0 bits, see Table 18-15 Field Status.
Table 18-15. Field Status
Explanation Field Status
Master/Slave Field Transmission/Reception
Start field
Master address field
Slave address field
Control data field
Telegraph length field
Slave transmission status
FSR = 00H
Slave operation
Data field
Reception
Telegraph length field Slave transmission status
FSR = 01H
Slave operation
Data field
Transmission
Telegraph length field Master reception status
FSR = 02H
Master operation
Data field
Reception
Start field
Master address field
Slave address field
Control data field
Telegraph length field
Master transmission status
FSR = 03H
Master operation
Data field
Transmission
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 719
(15) IEBus success count register (SCR)
The SCR register indicates the number of remaining communication bytes.
The count value of the counter in which the value set by the DLR register is decremented by the ACK signal in
the data field is read from this register. When the count value has reached “00H”, the communication end flag
(ISR.ENDTRNS bit) is set (1).
This register is read-only, in 8-bit units.
Reset sets this register to 00H.
After reset: 01H R Address: FFFFF372H
7 6 5 4 3 2 1 0
SCR
Bit
7 6 5 4 3 2 1 0
Setting
value
Remaining number of
communication data bytes
0 0 0 0 0 0 0 1 01H 1 byte
0 0 0 0 0 0 1 0 02H 2 bytes
: : : : : : : : : :
0 0 1 0 0 0 0 0 20H 32 bytes
: : : : : : : : : :
1 1 1 1 1 1 1 1 FFH 255 bytes
0 0 0 0 0 0 0 0 00H 0 bytes (end of
communication) or 256
bytesNote
Note The actual counter consists of 9 bits. When “00H” is read, it cannot be judged whether the
remaining number of communication data bytes is 0 (end of communication) or 256. Therefore,
either the communication end flag (ENDTRNS bit) is used, or if “00H” is read when the first interrupt
occurs at the beginning of communication, the remaining number of communication data bytes is
judged to be 256.
Caution The SCR register is updated when the parity period of the telegraph field expires and
when the ACK signal of the data field is received. If the SCR register is read at this time,
however, an undefined value is read.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
720
(16) IEBus communication count register (CCR)
The CCR register indicates the number of bytes remaining from the communication byte number specified by
the communication mode.
This register indicates the number of transfer bytes.
The maximum number of transmitted bytes per frame defined in each mode (mode 1: 32 bytes, mode 2: 128
bytes) is preset to this register. The count value of the counter that is decremented during the acknowledge bit
period of the data field regardless of the ACK/NACK signal is read from this register. Whereas the SCR
register is decremented during normal communication (ACK signal), the CCR register is decremented when 1
byte has been communicated, regardless of whether the signal is ACK or NACK. When the count value has
reached “00H”, the frame end flag (ISR.ENDFRAM bit) is set (1).
The preset value of the maximum number of transmitted bytes per frame is 20H (32 bytes) in mode 1 and 80H
(128 bytes) in mode 2.
This register is read-only, in 8-bit units.
Reset input sets this register to 20H.
After reset: 20H R Address: FFFFF373H
7 6 5 4 3 2 1 0
CCR
Caution The maximum number of transmit bytes is preset to the CCR register when the start bit is
transmitted or received, and the register is decremented when the parity period of the data
field expires. If the CCR register is read at this time, however, an undefined value is read.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 721
(17) IEBus clock select register (OCKS2)
The OCKS2 register selects the clock of IEBus. The main clock frequencies that can be used are shown
below. No other main clock frequencies can be used.
This register can be read or written in 8-bit units.
Reset input clears this register to 00H.
• 6.0 MHz/6.291456 MHz (6.29 MHz)
• 12.0 MHz/12.582912 MHz (12.58 MHz)
• 18.0 MHz/18.874368 MHz (18.87 MHz)
• 24.0 MHz/25.165824 MHz (25.16 MHz)Note
• 30.0 MHz/31.457280 MHz (31.45 MHz)Note
Note V850ES/SG2-H only
0
IEBus clock operation stops
IEBus clock operation enabled
OCKSEN2
0
1
IEBus clock operation specification
OCKS2 0 0
OCKSEN2 OCKSTH2
0 OCKS21 OCKS20
f
XX
/2 (when f
XX
= 12.0 MHz or f
XX
= 12.58 MHz)
f
XX
/3 (when f
XX
= 18.0 MHz or f
XX
= 18.87 MHz)
f
XX
/4 (when f
XX
= 24.0 MHz or f
XX
= 25.16 MHz)
Note
f
XX
/5 (when f
XX
= 30.0 MHz or f
XX
= 31.45 MHz)
Note
f
XX
(when f
XX
= 6.0 MHz or f
XX
= 6.29 MHz)
Setting prohibited
OCKSTH2
0
0
0
0
1
OCKS21
0
0
1
1
0
OCKS20
0
1
0
1
0
IEBus clock selection
After reset: 00H R/W Address: FFFFF348H
65432107
Other than above
Note V850ES/SG2-H only
<R>
<R>
<R>
<R>
<R>
<R>
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
722
18.4 Interrupt Operations of IEBus Controller
18.4.1 Interrupt control block
Interrupt request signal
<1> Communication error IEERR
(i) Timing error: TERR
(ii) Parity error: PERR
(iii) NACK receive error: NERR
(iv) Underrun error: UERR
(v) Overrun error: OERR
(vi) Write error: WERR
<2> Start interrupt STARTF
<3> Status communication STATUSF
<4> End of communication ENDTRNS
<5> End of frame ENDFRAM
<6> Transmit data write request STATTX
<7> Receive data read request STATRX
A communication error <1> occurs if any of the above error sources (i) to (vi) is generated.
These error sources are assigned to the error status register (ESR) (see Table 18-18 Communication Error
Source Processing List).
The above interrupt signals <1> to <5> are assigned to the ISR register (see Table 18-17 Interrupt Source List).
The configuration of the interrupt control block is illustrated below.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 723
Figure 18-20. Configuration of Interrupt Control Block
INTSTA
INTIE1
INTERR
INTIE2
INTC of V850ES/SG2,
V850ES/SG2-H
Interrupt control block
IEBus controller
STARTF
STATUSF
ENDTRNS
ENDFRAM
STATTX
STATRX
TERR
PERR
NERR
UERR
OERR
WERR
Cautions 1. The logical sum (OR) output of the STATRX and STATTX signals is treated as an interrupt
request signal (INTIE1).
2. The logical sum (OR) output of the TERR, PERR, NERR, UERR, OERR, and WERR signals
is treated as a communication error (IEERR) or an interrupt request signal (INTERR).
3. The logical sum (OR) output of the STARTF, STATUSF, ENDTRNS, and ENDFRAM signals
is treated as an interrupt request signal (INTSTA).
4. The logical sum (OR) output of the IEERR, STARTF, STATUSF, ENDTRNS, and ENDFRAM
signals (logical sum (OR) output of INTSTA and INTERR signals) is treated as an interrupt
request signal (INTIE2).
<R>
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
724
Table 18-16. Interrupt Request Signal Generation Source List
Interrupt Request Signal Interrupt Source Symbol
INTIE1 INTIE2 INTERR INTSTA
Communication error interrupt IEERR
Timing error TERR
Parity error PERR
NACK reception error NERR
Underrun error UERR
Overrun error OERR
Write error WERR
√ √
Start interrupt STARTF √ √
Status transmission STATUSF √ √
End of communication ENDTRNS √ √
End of frame ENDFRAM √ √
Transmit data write request STATTX √
Receive data write request STATRX √
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 725
18.4.2 Example of identifying interrupt
The IEBus controller processes interrupts in the following two ways.
• Using three interrupt request signals: INTIE1, INTERR, and INTSTA
• Using two interrupt request signals: INTIE1 and INTIE2
Caution Mask the interrupt sources that are not used so that the interrupts do not occur.
How an interrupt is identified in each of the above cases is explained below.
(1) When INTIE1, INTERR, and INTSTA signals are used
Figure 18-21. Example of Identifying INTIE1 Signal Interrupt
(When INTIE1, INTERR, and INTSTA Signals Are Used)
Transmission write
processing
INTIE1 signal generated
Reception read
processing
Master
transmission or slave
transmission
Yes
No
Figure 18-22. Example of Identifying INTERR Signal Interrupt
(When INTIE1, INTERR, and INTSTA Signals Are Used)
INTERR signal generated
ESR register
TEER bit
PEER bit
NEER bit
UEER bit
OEER bit
WEER bit
Error source identification
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
726
Figure 18-23. Example of Identifying INTSTA Signal Interrupt
(When INTIE1, INTERR, and INTSTA Signals Are Used)
INTSTA signal generated
ISR register
SSR register
STARTF bit Start interrupt occurs
CDR register
STATUSF bit
ENDTRNS bit Communication end identification
ENDFRAM bit Frame end identification
Status transmission identification
Status transmission processing
Arbitration loss detection
ARBIT bit Remaster processing
00H, 06H Writing SSR register to DR register
04H Writing lower 8 bits of PAR register to DR register
05H Writing higher 4 bits of PAR register to DR register
SLVRQ bit Slave request identification
(2) When INTIE1 and INTIE2 signals are used
Figure 18-24. Example of Identifying INTIE1 Signal Interrupt (When INTIE1 and INTIE2 Signals Are Used)
Transmission write
processing
INTIE1 signal generated
Reception read
processing
Master
transmission or slave
transmission
Yes
No
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 727
Figure 18-25. Example of Identifying INTIE2 Signal Interrupt (When INTIE1 and INTIE2 Signals Are Used)
INTIE2 signal generated
ISR register
SSR register
STARTF bit
IEERR bit
Start interrupt occurs
Communication error identification
CDR register
STATUSF bit
ENDTRNS bit Communication end identification
ENDFRAM bit Frame end identification
Status transmission identification
Status transmission processing
Arbitration loss detection
ARBIT bit Remaster processing
00H, 06H
04H
05H
SLVRQ bit Slave request identification
ESR register
TEER bit
PEER bit
NEER bit
UEER bit
OEER bit
WEER bit
Error source identification
Writing SSR register to DR register
Writing lower 8 bits of PAR register to DR register
Writing higher 4 bits of PAR register to DR register
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
728
18.4.3 Interrupt source list
The interrupt request signals of the internal IEBus controller in the V850ES/SG2 and V850ES/SG2-H can be
classified into vector interrupts and DMA transfer interrupts. These interrupt request signals can be specified via
software manipulation.
The interrupt sources are listed below.
Table 18-17. Interrupt Source List
Condition of Generation Interrupt Source
Unit Field
Software Processing After
Generation of Interrupt Request
Signal
Remark
Timing error Master/slave All fields
Other than data
(individual)
Parity error Reception
All fields
(broadcast)
NACK reception Reception
(Transmission)
Other than data
(individual)
Underrun error Transmission Data
Overrun error Reception Data
(broadcast)
Communication error
Write error Transmission Data
Undo communication processing Communication error is logical
sum (OR) output of timing
error, parity error, NACK
reception error, underrun error,
overrun error, and write error.
Master Slave/address Slave request judgment
Arbitration judgment
(If lost, remaster processing)
Communication preparation
processing
Interrupt always occurs if lost in
arbitration during master
request
Start interrupt
Slave Slave/address Slave request judgment
Communication preparation
processing
Generated only during slave
request
Status transmission Slave Control Refer to transmission processing
example such as slave status.
Interrupt occurs regardless of
slave transmission enable flag
Interrupt occurs if NACK is
returned in the control field.
Transmission Data DMA transfer end processing End of communication
Reception Data DMA transfer end processing
Receive data processing
Set if SCR register is cleared to
00H
Transmission Data Retransmission preparation
processing
End of frame
Reception Data Re-reception preparation
processing
Set if CCR register is cleared to
00H
Transmit data write Transmission Data Reading of transmit dataNote Set after transfer transmission
data to internal shift register
This does not occur when the
last data is transferred.
Receive data read Reception Data Reading of received dataNote Set after normal data reception
Note If DMA transfer or software manipulation is not executed.
<R>
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 729
18.4.4 Communication error source processing list
The following table shows the occurrence conditions of the communication errors (timing error, NACK reception
error, overrun error, underrun error, parity error, and write error), error processing by the IEBus controller, and
examples of processing by software.
Table 18-18. Communication Error Source Processing List (1/2)
Timing Error
Unit status Reception Transmission
Occurrence
condition
If bit specification timing is not correct
Occurrence
condition
Location of
occurrence
Other than data field Data field Other than data field Data field
Hardware
processing
• Reception stops.
• INTIE2 signal occurs
• To start bit waiting status
Remark Communication between other
units does not end.
• Transmission stops.
• INTIE2 signal occurs
• To start bit waiting status
Broadcast
communication
Software
processing
• Error processing (such as retransmission
request)
• Error processing (such as retransmission
request)
Hardware
processing
• Reception stops.
• INTIE2 signal occurs
• NACK signal is returned.
• To start bit waiting status
• Transmission stops.
• INTIE2 signal occurs
• To start bit waiting status
Individual
communication
Software
processing
• Error processing (such as retransmission
request)
• Error processing (such as retransmission
request)
NACK Reception Error
Unit status Reception Transmission
Occurrence
condition
Unit NACK signal transmission Unit NACK signal transmission
Occurrence
condition
Location of
occurrence
Other than data
field
Data field Other than data
field
Data field NACK signal
reception of data
of 32nd byte
Hardware
processing
− − − − −
Broadcast
communication
Software
processing
− − − − −
Hardware
processing
• Reception
stops.
• INTIE2 signal
occurs.
• To start bit
waiting status
• INTIE2 signal
does not occur.
• Data
retransmitted
by other unit is
received.
• Reception
stops.
• INTIE2 signal
occurs.
• To start bit
waiting status
• INTIE2 signal
does not occur.
• Retrans-
mission
processing
• INTIE2 signal
occurs.
• To start bit
waiting status
Individual
communication
Software
processing
• Error
processing
(such as
retransmission
request)
− • Error
processing
(such as
retransmission
request)
− • Error
processing
(such as
retransmission
request)
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
730
Table 18-18. Communication Error Source Processing List (2/2)
Overrun Error Underrun Error/Write Error
Unit status Reception Transmission
Occurrence
condition
DR register cannot be read in time before the
next data is received.
DR register cannot be written in time before
the next data is transmitted.
Occurrence
condition
Location of
occurrence
Other than
data field
Data field Other than
data field
Data field
Hardware
processing
− • Reception stops.
• INTIE2 signal occurs.
• To start bit waiting status
Remarks 1. Communication
between other units
does not end.
2. Data cannot be
received until the
overrun status is
cleared.
− • Transmission stops.
• INTIE2 signal occurs.
• To start bit waiting status
Broadcast
communication
Software
processing
− • DR register is read and overrun
status is cleared.
• Error processing (such as
retransmission request)
− • Error processing (such as
retransmission request)
Hardware
processing
− • INTIE2 signal does not occur.
• NACK signal is returned.
• Data is retransmitted from
other unit.
Remark Data cannot be
received until overrun
status is cleared.
− • Transmission stops.
• INTIE2 signal occurs.
• To start bit waiting status
Individual
communication
Software
processing
− • DR register is read and overrun
status is cleared.
• Error processing (such as
retransmission request)
− • Error processing (such as
retransmission request)
Parity Error
Unit status Reception Transmission
Occurrence
condition
Received data and received parity do not match. −
Occurrence
condition
Location of
occurrence
Other than data field Data field Other than
data field
Data field
Hardware
processing
• Reception stops.
• INTIE2 signal occurs.
• To start bit waiting status
Remark Communication between other units does not end.
− −
Broadcast
communication
Software
processing
• Error processing (such as retransmission request) − −
Hardware
processing
• Reception stops.
• INTIE2 signal occurs.
• To start bit waiting status
• Reception does not stop.
• INTIE2 signal does not
occur.
• NACK signal is returned.
• Data retransmitted by other
unit is received.
− −
Individual
communication
Software
processing
• Error processing (such as
retransmission request)
− − −
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 731
18.5 Interrupt Request Signal Generation Timing and Main CPU Processing
18.5.1 Master transmission
Initial preparation processing:
Sets a unit address, slave address, control data, telegraph length, and the first byte of the transmit data.
Communication start processing:
Set the BCR register (enable communication, master request, and slave reception).
Figure 18-26. Master Transmission
Start
Broad-
cast
M address P S address P A Control P A
Telegraph
length
P A Data 1
PAData 1 Data 2 P A Data n – 1 P A Data n P A
<1>
<2>
Approx. 624 s (mode 1, at 6.29 MHz)
Approx. 390 s
(mode 1, at 6.29 MHz)
μ
μ
<1> Interrupt request signal (INTIE2, INTSTA) occurrence
Judgment of occurrence of errorNote → Error processing
↓
Judgment of slave request → Slave reception processing
(See 18.5.1 (1) Slave reception processing)
↓
Judgment of arbitration result → Remaster request processing
<2> Interrupt request signal (INTIE2, INTSTA) occurrence
Judgment of occurrence of errorNote → Error processing
↓
Judgment of end of communication → End of communication processing
↓
Judgment of end of frame → Recommunication processing
(See 18.5.1 (3) Recommunication processing)
Note This processing is necessary only when the INTIE2 interrupt request signal is used as the start interrupt,
and is not necessary when the INTSTA interrupt request signal is used (in this case, the error processing
is performed by using the INTERR interrupt request signal).
Remarks 1. : Interrupt request signal (INTIE1) occurrence (See 18.5.1 (2) Interrupt request signal
(INTIE1) occurrence)
The transmit data of the second and subsequent bytes is written to the DR register by DMA
transfer.
At this time, the data transfer direction is RAM → on-chip peripheral I/O
2. : An interrupt request signal (INTIE1) does not occur.
3. n = Final number of data bytes
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
732
(1) Slave reception processing
If a slave reception request is confirmed during vector interrupt servicing, the data transfer direction of the
macro service must change from RAM → on-chip peripheral I/O to on-chip peripheral I/O → RAM until the first
data is received. The maximum pending period of this data transfer direction changing processing is about
1,040
μ
s in communication mode 1 (at 6.29 MHz).
(2) Interrupt request signal (INTIE1) occurrence
If the NACK signal is received from the slave in the data field, an interrupt request signal (INTIE1) is not issued
to the interrupt controller (INTC), and the same data is retransmitted by hardware.
If the transmit data is not written in time during the period of writing the next data, a communication error
interrupt request signal (INTERR) occurs due to occurrence of underrun, and communication ends midway.
(3) Recommunication processing
In the vector interrupt servicing in <2> in Figure 18-26, it is judged whether the data has been correctly
transmitted within one frame. If the data has not been correctly transmitted (if the number of data to be
transmitted in one frame could not be transmitted), the data must be retransmitted in the next frame, or the
remainder of the data must be transmitted.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 733
18.5.2 Master reception
Before performing master reception, it is necessary to notify the unit that will be the slave of slave transmission.
Therefore, more than two communication frames are necessary for master reception.
The slave unit prepares the transmit data, sets (1) the slave transmission enable flag (BCR.ENSLVTX bit), and waits.
Initial preparation processing:
Set a unit address, slave address, and control data.
Communication start processing:
Set the BCR register (enable communication and master request).
Figure 18-27. Master Reception
Approx. 1,014 s (mode 1, at 6.29 MHz)
μ
Start
Broad-
cast
M address P S address P A Control AP
Telegraph
length
AP Data 1
Approx. 390 s
(mode 1, at 6.29 MHz)
μ
Data 1 P A Data 2 P A Data n – 1 P A Data n P A
< 2 >
< 1 >
<1> Interrupt request signal (INTIE2, INTSTA) occurrence
Judgment of occurrence of errorNote → Error processing
↓
Judgment of slave request → Slave processing
↓
Judgment of arbitration result → Remaster request processing
<2> Interrupt request signal (INTIE2, INTSTA) occurrence
Judgment of occurrence of errorNote → Error processing
↓
Judgment of end of communication → End of communication processing
↓
Judgment of end of frame → Frame end processing (See 18.5.2 (2) Frame end processing)
Note This processing is necessary only when the INTIE2 interrupt request signal is used as the start interrupt,
and is not necessary when the INTSTA interrupt request signal is used (in this case, the error processing
is performed by using the INTERR interrupt request signal).
Remarks 1. : Interrupt request signal (INTIE1) occurrence (See 18.5.2 (1) Interrupt request signal
(INTIE1) occurrence)
The receive data stored in the DR register is read by DMA transfer.
At this time, the data transfer direction is on-chip peripheral I/O → RAM.
2. n = Final number of data bytes
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
734
(1) Interrupt request signal (INTIE1) occurrence
If the NACK signal is transmitted (hardware processing) in the data field, an interrupt request signal (INTIE1) is
not issued to the INTC, and the same data is retransmitted from the slave.
If the receive data is not read by the time the next data is received, the hardware automatically transmits the
NACK signal.
(2) Frame end processing
In the vector interrupt servicing in <2> in Figure 18-27, it is judged whether the data has been correctly
received within one frame. If the data has not been correctly received (if the number of data to be received in
one frame could not be received), a request to retransmit the data must be made to the slave in the next
communication frame.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 735
18.5.3 Slave transmission
Initial preparation processing:
Set a unit address, telegraph length, and the first byte of the transmit data.
Communication start processing:
Set the BCR register (enable communication, slave transmission, and slave reception).
Figure 18-28. Slave Transmission
Start M address P S address P A Control P A Data 1
PAData 1 Data 2 P A Data n – 1 P A Data n P A
<1>
<2>
PA
Approx. 390 s
(mode 1, at 6.29 MHz)
Approx. 624 s (mode 1, at 6.29 MHz)
μ
μ
Broad-
cast
Telegraph
length
<1> Interrupt request signal (INTIE2, INTSTA) occurrence
Judgment of occurrence of errorNote → Error processing
↓
Judgment of slave request
<2> Interrupt request signal (INTIE2, INTSTA) occurrence
Judgment of occurrence of errorNote → Error processing
↓
Judgment of end of communication → End of communication processing
↓
Judgment of end of frame → Frame end processing (See 18.5.3 (2) Frame end processing)
Note This processing is necessary only when the INTIE2 interrupt request signal is used as the start interrupt,
and is not necessary when the INTSTA interrupt request signal is used (in this case, the error processing
is performed by using the INTERR interrupt request signal).
Remarks 1. : Interrupt request signal (INTIE1) occurrence (See 18.5.3 (1) Interrupt request signal
(INTIE1) occurrence).
The transmit data of the second and subsequent bytes is written to the DR register by DMA
transfer.
At this time, the data transfer direction is RAM → on-chip peripheral I/O.
2. : An interrupt request signal (INTIE1) does not occur.
3. : Interrupt request signal (INTIE2) occurrence
An interrupt request signal occurs only when 0H, 4H, 5H, or 6H is received in the control field
in the slave status (for the slave status response operation during the locked status, see 18.3
(11) IEBus control data register (CDR)).
4. n = Final number of data bytes
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
736
(1) Interrupt request signal (INTIE1) occurrence
If the NACK signal is received from the master in the data field, an interrupt request signal (INTIE1) is not
issued to the INTC, and the same data is retransmitted by hardware.
If the transmit data is not written in time during the period of writing the next data, a communication error
interrupt request signal (INTERR) occurs due to occurrence of underrun, and communication is abnormally
ended.
(2) Frame end processing
In the vector interrupt servicing in <2> in Figure 18-28, it is judged whether the data has been correctly
transmitted within one frame. If the data has not been correctly transmitted (if the number of data to be
transmitted in one frame could not be transmitted), the data must be retransmitted in the next frame, or the
remaining data must be transmitted.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 737
18.5.4 Slave reception
Initial preparation processing:
Set a unit address.
Communication start processing:
Set the BCR register (enable communication, disables slave transmission, and enables slave reception).
Figure 18-29. Slave Reception
Start M address P S address P A Control P A Data 1
PAData 1 Data 2 P A Data n – 1 P A Data n P A
<1>
PA
<2>
Approx. 390 s
(mode 1, at 6.29 MHz)
Approx. 1,014 s (mode 1, at 6.29 MHz)
μ
μ
Broad-
cast
Telegraph
length
<1> Interrupt request signal (INTIE2, INTSTA) occurrence
Judgment of occurrence of errorNote → Error processing
↓
Judgment of slave request → Slave processing
<2> Interrupt request signal (INTIE2, INTSTA) occurrence
Judgment of occurrence of errorNote → Error processing
↓
Judgment of end of communication → End of communication processing
↓
Judgment of end of frame → Frame end processing (See 18.5.4 (2) Frame end processing).
Note This processing is necessary only when the INTIE2 interrupt request signal is used as the start interrupt,
and is not necessary when the INTSTA interrupt request signal is used (in this case, the error processing
is performed by using the INTERR interrupt request signal).
Remarks 1. : Interrupt request signal (INTIE1) occurrence (See 18.5.4 (1) Interrupt request signal
(INTIE1) occurrence).
The receive data stored in the DR register is read by DMA transfer.
At this time, the data transfer direction is on-chip peripheral I/O → RAM.
2. n = Final number of data bytes
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
738
(1) Interrupt request signal (INTIE1) occurrence
If the NACK signal is transmitted in the data field, an interrupt request signal (INTIE1) is not issued to the
INTC, and the same data is retransmitted from the master.
If the receive data is not read by the time the next data is received, the NACK signal is automatically
transmitted.
(2) Frame end processing
In the vector interrupt servicing in <2> in Figure 18-29, it is judged whether the data has been correctly
received within one frame.
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 739
18.5.5 Interval of occurrence of interrupt request signal for IEBus control
Each control interrupt request signal must occur at each point of communication and perform the necessary
processing until the next interrupt request signal occurs. Therefore, the IEBus control block is controlled by software,
taking the shortest time of this interrupt request signal occurrence interval into consideration.
The locations at which the following interrupt request signals may occur are indicated by ↑ in the field where it may
occur. ↑ does not mean that the interrupt request signal occurs at each of the points indicated by ↑. If an error
interrupt request signal (timing error, parity error, or NACK receive error) occurs, the IEBus internal circuit is initialized.
As a result, the following interrupt request signal does not occur in that communication frame.
(1) Master transmission
Figure 18-30. Master Transmission (Interval of Interrupt Request Signal Occurrence)
Start bit
T
t1 T
Broad-
cast
Master address
T
t2
P Slave address
T
PA
AT
T
t3
Control P A
A
t4
TAT
Telegraph
length
P A Data P A
Communication
starts
Communication
start interrupt
PADataDataAPData
TT
t4
End of communication
End of frame
U
U
t5
A
Remarks 1. T: Timing error
A: NACK receive error
U: Underrun error
: Data set interrupt (INTIE1)
2. End of frame occurs at the end of 32-byte data.
Values in parentheses indicate MIN. value (IEBus: mode 1, at 6.29 MHz).
t1: Communication starts → timing error (approx. 93
μ
s)
t2: Communication starts → communication start interrupt (approx. 1,282
μ
s)
t3: Communication start interrupt → timing error (approx. 15
μ
s)
t4: Communication start interrupt → end of communication (approx. 1,012
μ
s)
t5: Transmission data request interrupt interval (approx. 375
μ
s)
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
740
(2) Master reception
Figure 18-31. Master Reception (Interval of Interrupt Request Signal Occurrence)
PA
PA PA
PA PA P
A Data Data Data
P
t1 T
Communication starts
Start bit
Broad-
cast
Master address
Slave address
Control
Telegraph
length
Data
TTA
End of communication
End of frame
Communication
start interrupt
TT T T TAT
t4
t4
t5
t2
A
P
T
A
t3
Remarks 1. T: Timing error
P: Parity error
A: NACK receive error
: Data set interrupt request signal (INTIE1)
2. End of frame occurs at the end of 32-byte data.
Values in parentheses indicate MIN. value (IEBus: mode 1, at 6.29 MHz).
t1: Communication starts → timing error (approx. 93
μ
s)
t2: Communication starts → communication start interrupt (approx. 1,282
μ
s)
t3: Communication start interrupt → timing error (approx. 15
μ
s)
t4: Communication start interrupt → end of communication (approx. 1,012
μ
s)
t5: Receive data read interval (approx. 375
μ
s)
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD 741
(3) Slave transmission
Figure 18-32. Slave Transmission (Interval of Interrupt Request Signal Occurrence)
PA
PA PA
PA PA PAP
t1 T
TT
U
U
TT T
P P
T
TTTAT
t5
t4
t3 t6
t7
t7
t2
AP
A
Communication starts
End of communication
End of frame
Communication
start interrupt
Status request
Data Data Data
Start bit
Broad-
cast
Master address
Slave address Control Data
Telegraph
length
Remarks 1. T: Timing error
P: Parity error
A: NACK receive error
U: Underrun error
: Data set interrupt (INTIE1)
2. End of frame occurs at the end of 32-byte data.
Values in parentheses indicate MIN. value (IEBus: mode 1, at 6.29 MHz).
t1: Communication starts → timing error (approx. 196
μ
s)
t2: Communication starts → communication start interrupt (approx. 1,192
μ
s)
t3: Communication start interrupt → timing error (approx. 15
μ
s)
t4: Communication start interrupt → status request (approx. 225
μ
s)
t5: Transmission data request interrupt interval (approx. 375
μ
s)
t6: Status request → timing error (approx. 15
μ
s)
t7: Status request → end of communication (approx. 787
μ
s)
CHAPTER 18 IEBus CONTROLLER
User’s Manual U16541EJ5V1UD
742
(4) Slave reception
Figure 18-33. Slave Reception (Interval of Interrupt Request Signal Occurrence)
PA
PA PA
PA PA P
A
P
t1 T
TT
TT TP PTTAT
t4
t4
t5
t2
P A
PT
A
t3 P
OA
P
O
P
Start bit
Data Data Data
End of communication
End of frame
Communication
start interrupt
Communication starts
Broad-
cast
Master address
Slave address Control Data
Telegraph
length
Remarks 1. T: Timing error
P: Parity error
A: NACK receive error
O: Overrun error
: Data set interrupt (INTIE1)
2. End of frame occurs at the end of 32-byte data.
Values in parentheses indicate MIN. value (IEBus: mode 1, at 6.29 MHz).
t1: Communication starts → timing error (approx. 196
μ
s)
t2: Communication starts → communication start interrupt (approx. 1,192
μ
s)
t3: Communication start interrupt → timing error (approx. 15
μ
s)
t4: Communication start interrupt → end of communication (approx. 1,012
μ
s)
t5: Receive data read interval (approx. 375
μ
s)
User’s Manual U16541EJ5V1UD 743
CHAPTER 19 CAN CONTROLLER
Caution The CAN controller is allocated in the programmable peripheral I/O area.
Before using the CAN controller, enable use of the programmable peripheral I/O area by using
the BPC register.
For details, refer to 3.4.7 Programmable peripheral I/O registers.
19.1 Overview
The V850ES/SG2 and V850ES/SG2-H feature an on-chip 1-channel CAN (Controller Area Network) controller that
complies with the CAN protocol as standardized in ISO 11898.
The V850ES/SG2 and V850ES/SG2-H products with an on-chip CAN controller are as follows.
•
μ
PD703280, 703280Y, 703281, 703281Y, 70F3281, 70F3281Y, 703282, 703282Y, 703283, 703283Y,
70F3283, 70F3283Y, 703282HY, 703283HY, 70F3283HY
19.1.1 Features
• Compliant with ISO 11898 and tested according to ISO/DIS 16845 (CAN conformance test)
• Standard frame and extended frame transmission/reception enabled
• Transfer rate: 1 Mbps max. (CAN clock input ≥ 8 MHz)
• 32 message buffers/channels
• Receive/transmit history list function
• Automatic block transmission function
• Multi-buffer receive block function
• Mask setting of four patterns is possible for each channel
<R>
<R>
<R>
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
744
19.1.2 Overview of functions
Table 19-1 presents an overview of the CAN controller functions.
Table 19-1. Overview of Functions
Function Details
Protocol CAN protocol ISO 11898 (standard and extended frame transmission/reception)
Baud rate Maximum 1 Mbps (CAN clock input ≥ 8 MHz)
Data storage Storing messages in the CAN RAM
Number of messages • 32 message buffers/channels
• Each message buffer can be set to be either a transmit message buffer or a receive
message buffer.
Message reception • Unique ID can be set to each message buffer.
• Mask setting of four patterns is possible for each channel.
• A reception completion interrupt is generated each time a message is received and stored
in a message buffer.
• Two or more receive message buffers can be used as a FIFO receive buffer (multi-buffer
receive block function).
• Receive history list function
Message transmission • Unique ID can be set to each message buffer.
• Transmit completion interrupt for each message buffer
• Message buffer numbers 0 to 7 specified as transmit message buffers can be used for
automatic block transfer. Message transmission interval is programmable (automatic
block transmission function (hereafter referred to as “ABT”)).
• Transmission history list function
Remote frame processing Remote frame processing by transmit message buffer
Time stamp function • The time stamp function can be set for a receive message when a 16-bit timer is used in
combination.
• The time stamp capture trigger can be selected (SOF or EOF in a CAN message frame
can be detected).
Diagnostic function • Readable error counters
• “Valid protocol operation flag” for verification of bus connections
• Receive-only mode
• Single-shot mode
• CAN protocol error type decoding
• Self-test mode
Release from bus-off state • Can be forcibly released from bus-off by software (timing restrictions are ignored).
• Cannot be automatically released from bus-off (release request by software is required).
Power save mode • CAN sleep mode (can be woken up by CAN bus)
• CAN stop mode (cannot be woken up by CAN bus)
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 745
19.1.3 Configuration
The CAN controller is composed of the following four blocks.
(1) NPB interface
This functional block provides an NPB (NEC Peripheral I/O Bus) interface and means of transmitting and
receiving signals between the CAN module and the host CPU.
(2) MCM (Memory Control Module)
This functional block controls access to the CAN protocol layer and to the CAN RAM within the CAN module.
(3) CAN protocol layer
This functional block is involved in the operation of the CAN protocol and its related settings.
(4) CAN RAM
This is the CAN memory functional block, which is used to store message IDs, message data, etc.
Figure 19-1. Block Diagram of CAN Module
CTXD
CRXD
CPU
CAN module
CAN RAM
NPB
(NEC peripheral I/O bus)
MCM
(Memory Control Module)
NPB
interface
Interrupt request
INTC0TRX
INTC0REC
INTC0ERR
INTC0WUP
CAN
protocol
layer
CAN
transceiver
Message
buffer 0
Message
buffer 1
Message
buffer 2
Message
buffer 3
Message
buffer 31
C0MASK1
C0MASK2
C0MASK3
C0MASK4
...
CAN_H0
CAN_L0
CAN bus
TSOUT
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
746
19.2 CAN Protocol
CAN (Controller Area Network) is a high-speed multiplex communication protocol for real-time communication in
automotive applications (class C). CAN is prescribed by ISO 11898. For details, refer to the ISO 11898
specifications.
The CAN specification is generally divided into two layers: a physical layer and a data link layer. In turn, the data
link layer includes logical link and medium access control. The composition of these layers is illustrated below.
Figure 19-2. Composition of Layers
Physical layer Prescription of signal level and bit description
Data link
layerNote
· Logical link control (LLC)
· Medium access control (MAC)
· Acceptance filtering
· Overload report
· Recovery management
· Data capsuled/not capsuled
· Frame coding (stuffing/no stuffing)
· Medium access management
· Error detection
· Error report
· Acknowledgment
· Seriated/not seriated
Higher
Lower
Note CAN controller specification
19.2.1 Frame format
(1) Standard format frame
• The standard format frame uses 11-bit identifiers, which means that it can handle up to 2,048 messages.
(2) Extended format frame
• The extended format frame uses 29-bit (11 bits + 18 bits) identifiers, which increases the number of
messages that can be handled to 2,048 × 218 messages.
• An extended format frame is set when “recessive level” (CMOS level of “1”) is set for both the SRR and IDE
bits in the arbitration field.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 747
19.2.2 Frame types
The following four types of frames are used in the CAN protocol.
Table 19-2. Frame Types
Frame Type Description
Data frame Frame used to transmit data
Remote frame Frame used to request a data frame
Error frame Frame used to report error detection
Overload frame Frame used to delay the next data frame or remote frame
(1) Bus value
The bus values are divided into dominant and recessive.
• Dominant level is indicated by logical 0.
• Recessive level is indicated by logical 1.
• When a dominant level and a recessive level are transmitted simultaneously, the bus value becomes
dominant level.
19.2.3 Data frame and remote frame
(1) Data frame
A data frame is composed of seven fields.
Figure 19-3. Data Frame
R
D
Interframe space
End of frame (EOF)
ACK field
CRC field
Data field
Control field
Arbitration field
Start of frame (SOF)
Data frame
<1> <2> <3> <4> <5> <6> <7> <8>
Remark D: Dominant = 0
R: Recessive = 1
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
748
(2) Remote frame
A remote frame is composed of six fields.
Figure 19-4. Remote Frame
R
D
Interframe space
End of frame (EOF)
ACK field
CRC field
Control field
Arbitration field
Start of frame (SOF)
Remote frame
<1> <2> <3> <5> <6> <7> <8>
Remarks 1. The data field is not transferred even if the control field’s data length code is not “0000B”.
2. D: Dominant = 0
R: Recessive = 1
(3) Description of fields
<1> Start of frame (SOF)
The start of frame field is located at the start of a data frame or remote frame.
Figure 19-5. Start of Frame (SOF)
R
D
1 bit
Start of frame
(Interframe space or bus idle) (Arbitration field)
Remark D: Dominant = 0
R: Recessive = 1
• If a dominant level is detected in the bus idle state, a hardware synchronization is performed (the
current TQ is assigned to be the SYNC segment).
• If a dominant level is sampled at the sample point following such a hardware synchronization, the bit
is assigned to be a SOF. If a recessive level is detected, the protocol layer returns to the bus idle
state and regards the preceding dominant pulse as a noise only. In this case an error frame is not
generated.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 749
<2> Arbitration field
The arbitration field is used to set the priority, data frame/remote frame, and frame format.
Figure 19-6. Arbitration Field (in Standard Format Mode)
R
D
IDE
(r1)
r0RTRIdentifier
Arbitration field (Control field)
(11 bits)
ID28 · · · · · · · · · · · · · · · · · · · · ID18
(1 bit) (1 bit)
Cautions 1. ID28 to ID18 are identifiers.
2. An identifier is transmitted MSB first.
Remark D: Dominant = 0
R: Recessive = 1
Figure 19-7. Arbitration Field (in Extended Format Mode)
R
D
r1 r0RTRIDESRRIdentifier Identifier
Arbitration field (Control field)
(11 bits) (18 bits)
ID28 · · · · · · · · · · · · · · ID18 ID17 · · · · · · · · · · · · · · · · · ID0
(1 bit) (1 bit) (1 bit)
Cautions 1. ID28 to ID18 are identifiers.
2. An identifier is transmitted MSB first.
Remark D: Dominant = 0
R: Recessive = 1
Table 19-3. RTR Frame Settings
Frame Type RTR Bit
Data frame 0 (D)
Remote frame 1 (R)
Table 19-4. Frame Format Setting (IDE Bit) and Number of Identifier (ID) Bits
Frame Format SRR Bit IDE Bit Number of Bits
Standard format mode None 0 (D) 11 bits
Extended format mode 1 (R) 1 (R) 29 bits
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
750
<3> Control field
The control field sets “DLC” as the number of data bytes in the data field (DLC = 0 to 8).
Figure 19-8. Control Field
R
D
r1
(IDE)
r0RTR DLC2DLC3 DLC1 DLC0
Control field (Data field)
(Arbitration field)
Remark D: Dominant = 0
R: Recessive = 1
In a standard format frame, the control field’s IDE bit is the same as the r1 bit.
Table 19-5. Data Length Setting
Data Length Code
DLC3 DLC2 DLC1 DLC0
Data Byte Count
0 0 0 0 0 bytes
0 0 0 1 1 byte
0 0 1 0 2 bytes
0 0 1 1 3 bytes
0 1 0 0 4 bytes
0 1 0 1 5 bytes
0 1 1 0 6 bytes
0 1 1 1 7 bytes
1 0 0 0 8 bytes
Other than above 8 bytes regardless of the value of
DLC3 to DLC0
Caution In the remote frame, there is no data field even if the data length code is not 0000B.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 751
<4> Data field
The data field contains the amount of data (byte units) set by the control field. Up to 8 units of data can
be set.
Figure 19-9. Data Field
R
D
Data 0
(8 bits)
MSB → LSB
Data 7
(8 bits)
MSB → LSB
Data field (CRC field)
(Control field)
Remark D: Dominant = 0
R: Recessive = 1
<5> CRC field
The CRC field is a 16-bit field that is used to check for errors in transmit data.
Figure 19-10. CRC Field
R
D
CRC sequence
CRC delimiter
(1 bit)
(15 bits)
CRC field (ACK field)
(Data field or control field)
Remark D: Dominant = 0
R: Recessive = 1
• The polynomial P(X) used to generate the 15-bit CRC sequence is expressed as follows.
P(X) = X15 + X14 + X10 + X8 + X7 + X4 + X3 + 1
• Transmitting node: Transmits the CRC sequence calculated from the data (before bit stuffing) in the
start of frame, arbitration field, control field, and data field.
• Receiving node: Compares the CRC sequence calculated using data bits that exclude the
stuffing bits in the receive data with the CRC sequence in the CRC field. If the
two CRC sequences do not match, the node issues an error frame.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
752
<6> ACK field
The ACK field is used to acknowledge normal reception.
Figure 19-11. ACK Field
R
D
ACK slot
(1 bit)
ACK delimiter
(1 bit)
ACK field (End of frame)(CRC field)
Remark D: Dominant = 0
R: Recessive = 1
• If no CRC error is detected, the receiving node sets the ACK slot to the dominant level.
• The transmitting node outputs two recessive-level bits.
<7> End of frame (EOF)
The end of frame field indicates the end of data frame/remote frame.
Figure 19-12. End of Frame (EOF)
R
D
End of frame
(7 bits)
(Interframe space or overload frame)(ACK field)
Remark D: Dominant = 0
R: Recessive = 1
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 753
<8> Interframe space
The interframe space is inserted after a data frame, remote frame, error frame, or overload frame to
separate one frame from the next.
• The bus state differs depending on the error status.
(a) Error active node
The interframe space consists of a 3-bit intermission field and a bus idle field.
Figure 19-13. Interframe Space (Error Active Node)
R
D
Interframe space
Intermission
(3 bits)
Bus idle
(0 to ∞ bits)
(Frame)(Frame)
Remarks 1. Bus idle: State in which the bus is not used by any node.
2. D: Dominant = 0
R: Recessive = 1
(b) Error passive node
The interframe space consists of an intermission field, a suspend transmission field, and a bus idle
field.
Figure 19-14. Interframe Space (Error Passive Node)
R
D
Interframe space
Intermission
(3 bits)
Suspend transmission
(8 bits)
Bus idle
(0 to ∞ bits)
(Frame)(Frame)
Remarks 1. Bus idle: State in which the bus is not used by any node.
Suspend transmission: Sequence of 8 recessive-level bits transmitted from the
node in the error passive status.
2. D: Dominant = 0
R: Recessive = 1
Usually, the intermission field is 3 bits. If the transmitting node detects a dominant level at the third
bit of the intermission field, however, it executes transmission.
• Operation in error status
Table 19-6. Operation in Error Status
Error Status Operation
Error active A node in this status can transmit immediately after a 3-bit intermission.
Error passive A node in this status can transmit 8 bits after the intermission.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
754
19.2.4 Error frame
An error frame is output by a node that has detected an error.
Figure 19-15. Error Frame
<1>
R
D
<2> <3>
6 bits
0 to 6 bits
8 bits
(<4>) (<5>)
Interframe space or overload frame
Error delimiter
Error flag 2
Error flag 1
Error bit
Error frame
Remark D: Dominant = 0
R: Recessive = 1
Table 19-7. Definition of Error Frame Fields
No. Name Bit Count Definition
<1> Error flag 1 6 Error active node: Outputs 6 dominant-level bits consecutively.
Error passive node: Outputs 6 recessive-level bits consecutively.
If another node outputs a dominant level while one node is outputting a
passive error flag, the passive error flag is not cleared until the same level
is detected 6 bits in a row.
<2> Error flag 2 0 to 6 Nodes receiving error flag 1 detect bit stuff errors and issues this error flag.
<3> Error delimiter 8 Outputs 8 recessive-level bits consecutively.
If a dominant level is detected at the 8th bit, an overload frame is
transmitted from the next bit.
<4> Error bit – The bit at which the error was detected.
The error flag is output from the bit next to the error bit.
In the case of a CRC error, this bit is output following the ACK delimiter.
<5> Interframe space/overload
frame
– An interframe space or overload frame starts from here.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 755
19.2.5 Overload frame
An overload frame is transmitted under the following conditions.
• When the receiving node has not completed the reception operationNote
• If a dominant level is detected at the first two bits during intermission
• If a dominant level is detected at the last bit (7th bit) of the end of frame or at the last bit (8th bit) of the error
delimiter/overload delimiter
Note In this CAN controller, all receive frames can be loaded without outputting an overload frame because of
the enough high-speed internal processing.
Figure 19-16. Overload Frame
<1>
R
D
<2> <3>
6 bits 0 to 6 bits 8 bits
(<4>) (<5>)
Interframe space or overload frame
Overload delimiter
Overload flag (node n)
Overload flag (node m)
Frame
Overload frame
Remark D: Dominant = 0
R: Recessive = 1
Node n ≠ node m
Table 19-8. Definition of Overload Frame Fields
No Name Bit Count Definition
<1> Overload flag 6 Outputs 6 dominant-level bits consecutively.
<2> Overload flag from other node 0 to 6 The node that received an overload flag in the interframe space
outputs an overload flag.
<3> Overload delimiter 8 Outputs 8 recessive-level bits consecutively.
If a dominant level is detected at the 8th bit, an overload frame
is transmitted from the next bit.
<4> Frame – Output following an end of frame, error delimiter, or overload
delimiter.
<5> Interframe space/overload
frame
– An interframe space or overload frame starts from here.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
756
19.3 Functions
19.3.1 Determining bus priority
(1) When a node starts transmission:
• During bus idle, the node that output data first transmits the data.
(2) When more than one node starts transmission:
• The node that consecutively outputs the dominant level for the longest from the first bit of the arbitration field
has the bus priority (if a dominant level and a recessive level are simultaneously transmitted, the dominant
level is taken as the bus value).
• The transmitting node compares its output arbitration field and the data level on the bus.
Table 19-9. Determining Bus Priority
Level match Continuous transmission
Level mismatch Continuous transmission
(3) Priority of data frame and remote frame
• When a data frame and a remote frame are on the bus, the data frame has priority because its RTR bit, the
last bit in the arbitration field, carries a dominant level.
Remark If the extended-format data frame and the standard-format remote frame conflict on the bus (if ID28
to ID18 of both of them are the same), the standard-format remote frame takes priority.
19.3.2 Bit stuffing
Bit stuffing is used to establish synchronization by appending 1 bit of inverted-level data if the same level continues
for 5 bits, in order to prevent a burst error.
Table 19-10. Bit Stuffing
Transmission During the transmission of a data frame or remote frame, when the same level continues for 5 bits in the data
between the start of frame and the ACK field, 1 inverted-level bit of data is inserted before the following bit.
Reception During the reception of a data frame or remote frame, when the same level continues for 5 bits in the data
between the start of frame and the ACK field, reception is continued after deleting the next bit.
19.3.3 Multi masters
As the bus priority (a node which acquires transmission rights) is determined by the identifier, any node can be the
bus master.
19.3.4 Multi cast
Although there is one transmitting node, two or more nodes can receive the same data at the same time because
the same identifier can be set to two or more nodes.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 757
19.3.5 CAN sleep mode/CAN stop mode function
The CAN sleep mode/CAN stop mode function puts the CAN controller in waiting mode to achieve low power
consumption.
The controller is woken up from the CAN sleep mode by bus operation but it is not woken up from the CAN stop
mode by bus operation (the CAN stop mode is controlled by CPU access).
19.3.6 Error control function
(1) Error types
Table 19-11. Error Types
Description of Error Detection State Type
Detection Method Detection
Condition
Transmission/
Reception
Field/Frame
Bit error Comparison of the output level
and level on the bus
Mismatch of levels Transmitting/
receiving node
Bit that is outputting data on the bus
at the start of frame to end of frame,
error frame and overload frame.
Stuff error Check of the receive data at
the stuff bit
6 consecutive bits of
the same output level
Receiving node Start of frame to CRC sequence
CRC error Comparison of the CRC
sequence generated from the
receive data and the received
CRC sequence
Mismatch of CRC Receiving node CRC field
Form error Field/frame check of the fixed
format
Detection of fixed
format violation
Receiving node CRC delimiter
ACK field
End of frame
Error frame
Overload frame
ACK error Check of the ACK slot by the
transmitting node
Detection of recessive
level in ACK slot
Transmitting node ACK slot
(2) Output timing of error frame
Table 19-12. Output Timing of Error Frame
Type Output Timing
Bit error, stuff error, form
error, ACK error
Error frame output is started at the timing of the bit following the detected error.
CEC error Error frame output is started at the timing of the bit following the ACK delimiter.
(3) Processing in case of error
The transmission node re-transmits the data frame or remote frame after the error frame. (However, it does
not re-transmit the frame in the single-shot mode.)
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
758
(4) Error state
(a) Types of error states
The following three types of error states are defined by the CAN specification.
• Error active
• Error passive
• Bus-off
These types of error states are classified by the values of the C0ERC.TEC7 to C0ERC.TEC0 bits
(transmission error counter bits) and the C0ERC.REC6 to C0ERC.REC0 bits (reception error counter bits)
as shown in Table 19-13.
The present error state is indicated by the C0INFO register.
When each error counter value becomes equal to or greater than the error warning level (96), the
C0INFO.TECS0 or C0INFO.RECS0 bit is set to 1. In this case, the bus state must be tested because it is
considered that the bus has a serious fault. An error counter value of 128 or more indicates an error
passive state and the TECS1 or RECS1 bit is set to 1.
• If the value of the transmission error counter is greater than or equal to 256 (actually, the transmission
error counter does not indicate a value greater than or equal to 256), the bus-off state is reached and
the C0INFO.BOFF bit is set to 1.
• If only one node is active on the bus at startup (i.e., when the bus is connected only to the local station),
ACK is not returned even if data is transmitted. Consequently, re-transmission of the error frame and
data is repeated. In the error passive state, however, the transmission error counter is not incremented
and the bus-off state is not reached.
Table 19-13. Types of Error States
Type Operation Value of Error
Counter
Indication of C0INFO
Register
Operation Specific to Error State
Transmission 0 to 95 TECS1, TECS0 = 00
Reception 0 to 95 RECS1, RECS0 = 00
Transmission 96 to 127 TECS1, TECS0 = 01
Error active
Reception 96 to 127 RECS1, RECS0 = 01
• Outputs an active error flag (6 consecutive dominant-
level bits) on detection of the error.
Transmission 128 to 255 TECS1, TECS0 = 11 Error passive
Reception 128 or more RECS1, RECS0 = 11
• Outputs a passive error flag (6 consecutive
recessive-level bits) on detection of the error.
• Transmits 8 recessive-level bits, in between
transmissions, following an intermission (suspend
transmission).
Bus-off Transmission 256 or more
(not indicated)Note
BOFF = 1,
TECS1, TECS0 = 11
• Communication is not possible.
However, when the frame is received, no messages
are stored and the following operations are
performed.
<1> TSOUT toggles.
<2> REC is incremented/decremented.
<3> VALID bit is set.
• If the initialization mode is set, after request to transit
to an operation mode other than the initialization
mode, 11 consecutive recessive-level bits are
generated 128 times, and then the error counter is
reset to 0 and the error active state can be restored.
Note The value of the transmit error counter (TEC) does not carry any meaning if BOFF has been set. If an error
that increments the value of the transmission error counter by 8 while the counter value is in a range of 248 to
255 occurs, the counter is not incremented and the bus-off state is assumed.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 759
(b) Error counter
The error counter counts up when an error has occurred, and counts down upon successful transmission
and reception. The error counter counts up immediately after error detection.
Table 19-14. Error Counter
State Transmission Error Counter
(TEC7 to TEC0 Bits)
Reception Error Counter
(REC6 to REC0 Bits)
Receiving node detects an error (except bit error in the active error
flag or overload flag).
No change +1 (REPS bit = 0)
Receiving node detects dominant level following error flag of error
frame.
No change +8 (REPS bit = 0)
Transmitting node transmits an error flag.
[As exceptions, the error counter does not change in the following
cases.]
<1> ACK error is detected in error passive state and dominant level
is not detected while the passive error flag is being output.
<2> A stuff error is detected in an arbitration field that transmitted a
recessive level as a stuff bit, but a dominant level is detected.
+8 No change
Bit error detection while active error flag or overload flag is being
output (error-active transmitting node)
+8 No change
Bit error detection while active error flag or overload flag is being
output (error-active receiving node)
No change +8 (REPS bit = 0)
When the node detects 14 consecutive dominant-level bits from the
beginning of the active error flag or overload flag, and then
subsequently detects 8 consecutive dominant-level bits.
When the node detects 8 consecutive dominant levels after a
passive error flag
+8 (transmitting) +8 (receiving, REPS bit = 0)
When the transmitting node has completed transmission without
error (±0 if error counter = 0)
–1 No change
When the receiving node has completed reception without error No change • –1 (1 ≤ REC6 to REC0 ≤
127, REPS bit = 0)
• ±0 (REC6 to REC0 = 0,
REPS bit = 0)
• Any value of 119 to 127
is set (REPS bit = 1)
(c) Occurrence of bit error in intermission
An overload frame is generated.
Caution If an error occurs, it is controlled according to the contents of the transmission error
counter and reception error counter before the error occurred. The value of the error
counter is incremented after the error flag has been output.
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
760
(5) Recovery from bus-off state
When the CAN module is in the bus-off state, the transmission pins (CTXD0) cut off from the CAN bus always
output the recessive level.
The CAN module recovers from the bus-off state in the following bus-off recovery sequence.
<1> Request to enter the CAN initialization mode
<2> Request to enter a CAN operation mode
(a) Recovery operation through normal recovery sequence
(b) Forced recovery operation that skips recovery sequence
(a) Recovery from bus-off state through normal recovery sequence
The CAN module first issues a request to enter the initialization mode (see timing <1> in Figure 19-17).
This request will be immediately acknowledged, and the C0CTRL.OPMODE2 to OPMODE0 bits are
cleared to 000B. Processing such as analyzing the fault that has caused the bus-off state, re-defining the
CAN module and message buffer using application software, or stopping the operation of the CAN module
can be performed by clearing the C0GMCTRL.GOM bit to 0.
Next, the module requests to change the mode from the initialization mode to an operation mode (see
timing <2> in Figure 19-17). This starts an operation to recover the CAN module from the bus-off state.
The conditions under which the module can recover from the bus-off state are defined by the CAN
protocol ISO 11898, and it is necessary to detect 11 consecutive recessive-level bits more than 128 times.
At this time, the request to change the mode to an operation mode is held pending until the recovery
conditions are satisfied. When the recovery conditions are satisfied (see timing <3> in Figure 19-17), the
CAN module can enter the operation mode it has requested. Until the CAN module enters this operation
mode, it stays in the initialization mode. Whether the CAN module has completed transition to any other
operation mode can be confirmed by reading OPMODE. Before transition to any other operation mode is
completed, OPMODE2 to OPMODE0 bits = 000B is read.
During the bus-off period and bus-off recovery sequence, the C0INFO.BOFF bit stays set (to 1). In the
bus-off recovery sequence, the reception error counter (C0ERC.REC0 to C0ERC.REC6) counts the
number of times 11 consecutive recessive-level bits have been detected on the bus. Therefore, the
recovery state can be checked by reading the REC0 to REC6 bits.
Cautions 1. If a request to change the mode from the initialization mode to any operation mode
to execute the bus-off recovery sequence again during a bus-off recovery sequence,
the bus-off recovery sequence starts from the beginning and 11 contiguous
recessive bits are counted 128 times again on the bus.
2. In the bus-off recovery sequence, the REC0 to REC6 bits counts up (+1) each time 11
consecutive recessive-level bits have been detected. Even during the bus-off period,
the CAN module can enter the CAN sleep mode or CAN stop mode. To be released
from the bus-off state, the module must enter the initialization mode once. If the
module is in the CAN sleep mode or CAN stop mode, however, it cannot directly
enter the initialization mode. In this case, the bus off recovery sequence is started at
the same time as the CAN sleep mode is released even without shifting to the
initialization mode. In addition to clearing the C0CTRL.PSMODE1 and
C0CTRL.PSMODE0 bits by software, the bus off recovery sequence is also started
due to wakeup by dominant edge detection on the CAN bus (when the CAN clock is
supplied, the PSMODE0 bit must be cleared by software after the dominant edge has
been detected.)
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 761
Figure 19-17. Recovery from Bus-off State Through Normal Recovery Sequence
»error-passive«
00H
00H ≠ 00H
00H
80H ≤ TEC[7:0] ≤ FFH
BOFF bit
in C0INFO
register
OPMODE[2:0]
in C0CTRL
register
(written by user)
OPMODE[2:0]
in C0CTRL
register
(read by user)
TEC[7:0]
in C0ERC
register
REC[7:0]
in C0ERC
register
TEC > FFH
≠ 00H ≠ 00H
≠ 00H
FFH < TEC [7:0]
»bus-off« »bus-off-recovery-sequence« »error-active«
00H ≤ TEC[7:0] < 80H
00H ≤ REC[7:0] < 80H
00H ≤ REC[7:0] ≤ 80H
<1> <2>
<3>
Undefined
(b) Forced recovery operation that skips bus-off recovery sequence
The CAN module can be forcibly released from the bus-off state, regardless of the bus state, by skipping
the bus-off recovery sequence. Here is the procedure.
First, the CAN module requests to enter the initialization mode. For the operation and points to be noted
at this time, see 19.3.6 (5) (a) Recovery from bus-off state through normal recovery sequence.
Next, the module requests to enter an operation mode. At the same time, the C0CTRL.CCERC bit must
be set to 1.
As a result, the bus-off recovery sequence defined by the CAN protocol ISO 11898 is skipped, and the
module immediately enters the operation mode. In this case, the module is connected to the CAN bus
after it has monitored 11 consecutive recessive-level bits. For details, see the processing in Figure 19-54.
Caution This function is not defined by the CAN protocol ISO 11898. When using this function,
thoroughly evaluate its effect on the network system.
(6) Initializing CAN module error counter register (C0ERC) in initialization mode
If it is necessary to initialize the C0ERC and C0INFO registers for debugging or evaluating a program, they
can be initialized to the default value by setting the C0CTRL.CCERC bit in the initialization mode. When
initialization has been completed, the CCERC bit is automatically cleared to 0.
Cautions 1. This function is enabled only in the initialization mode. Even if the CCERC bit is set to 1
in a CAN operation mode, the C0ERC and C0INFO registers are not initialized.
2. The CCERC bit can be set at the same time as the request to enter a CAN operation
mode.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
762
19.3.7 Baud rate control function
(1) Prescaler
The CAN controller has a prescaler that divides the clock (fCAN) supplied to CAN. This prescaler generates a
CAN protocol layer base clock (fTQ) that is the CAN module system clock (fCANMOD) divided by 1 to 256 (see
19.6 (12) CAN0 module bit rate prescaler register (C0BRP)).
(2) Data bit time (8 to 25 time quanta)
One data bit time is defined as shown in Figure 19-18.
1 Time Quanta = 1/fTQ
The CAN controller sets the data bit time by replacing it with the bit timing parameters such as time segment 1,
time segment 2, and reSynchronization Jump Width (SJW), as shown in Figure 19-18. Time segment 1 is
equivalent to the total of the propagation (prop) segment and phase segment 1 that are defined by the CAN
protocol specification. Time segment 2 is equivalent to phase segment 2.
Figure 19-18. Segment Setting
Data bit time (DBT)
Phase segment 1
Prop segmentSync segment Phase segment 2
Time segment 1 (TSEG1) Time segment 2
Sample point (SPT)
Segment name Settable range Notes on setting to conform to CAN specification
Time segment 1 (TSEG1) 2TQ to 16TQ −
Time segment 2 (TSEG2) 1TQ to 8TQ IPT of the CAN controller is 0TQ. To conform to the CAN
protocol specification, therefore, a length equal or less to
phase segment 1 must be set here. This means that the
length of time segment 1 minus 1TQ is the settable upper
limit of time segment 2.
reSynchronization Jump Width
(SJW)
1TQ to 4TQ The length of time segment 1 minus 1TQ or 4TQ,
whichever smaller.
Remark IPT: Information Processing Time
TQ: Time Quanta
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 763
Remark The CAN protocol specification defines the segments constituting the data bit time as shown in
Figure 19-19.
Figure 19-19. Configuration of Data Bit Time Defined by CAN Specification
Phase segment 1Prop segmentSync segment Phase segment 2
Sample point (SPT)
SJW
Data bit time(DBT)
Segment name Segment length Description
Sync segment
(Synchronization segment)
1 This segment starts at the edge where the level changes
from recessive to dominant when hardware synchronization
is established.
Prop segment
(Propagation segment)
Programmable to 1 to 8,
or greater
Phase segment 1
(Phase buffer segment 1)
Programmable to 1 to 8
Phase segment 2
(Phase buffer segment 2)
Phase segment 1 or IPT,
whichever greater
This segment absorbs the delay of the output buffer, CAN
bus, and input buffer.
The length of this segment is set so that ACK is returned
before the start of phase segment 1.
Time of prop segment ≥ (Delay of output buffer) + 2 ×
(Delay of CAN bus) + (Delay of input buffer)
This segment compensates for an error in the data bit time.
The longer this segment, the wider the permissible range
but the slower the communication speed.
SJW
(reSynchronization Jump
Width)
Programmable from 1TQ
to segment 1TQ to 4TQ,
whichever is smaller
This width sets the upper limit of expansion or contraction
of the phase segment during resynchronization.
Remark IPT: Information Processing Time
TQ: Time Quanta
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
764
(3) Synchronizing data bit
• The receiving node establishes synchronization by a level change on the bus because it does not have a
sync signal.
• The transmitting node transmits data in synchronization with the bit timing of the transmitting node.
(a) Hardware synchronization
This synchronization is established when the receiving node detects the start of frame in the interframe
space.
• When a falling edge is detected on the bus, that TQ means the sync segment and the next segment is
the prop segment. In this case, synchronization is established regardless of SJW.
Figure 19-20. Hardware Synchronization to Detect Dominant Level During Bus Idle
Start of frameInterframe space
CAN bus
Bit timing Phase
segment 1
Prop
segment
Sync
segment
Phase
segment 2
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 765
(b) Resynchronization
Synchronization is established again if a level change is detected on the bus during reception (only if a
recessive level was sampled previously).
• The phase error of the edge is given by the relative position of the detected edge and sync segment.
<Sign of phase error>
0: If the edge is within the sync segment
Positive: If the edge is before the sample point (phase error)
Negative: If the edge is after the sample point (phase error)
If phase error is positive: Phase segment 1 is longer by specified SJW.
If phase error is negative: Phase segment 2 is shorter by specified SJW.
• The sample point of the data of the receiving node moves relatively due to the “discrepancy” in the baud
rate between the transmitting node and receiving node.
Figure 19-21. Resynchronization
CAN bus
Bit timing
CAN bus
Bit timing Phase segment 1
Prop
segment
Sync
segment
Phase
segment 2
Phase segment 1
Prop
segment
Sync
segment
Phase
segment 2
Sample point
Sample point
If phase error is negative
If phase error is positive
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
766
19.4 Connection with Target System
The microcontroller with on-chip CAN controller has to be connected to the CAN bus using an external transceiver.
Figure 19-22. Connection to CAN Bus
Microcontroller
with on-chip
CAN controller
Transceiver
CTxD0
CRxD0
CANL
CANH
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 767
19.5 Internal Registers of CAN Controller
19.5.1 CAN controller configuration
Table 19-15. List of CAN Controller Registers
Item Register Name
CAN0 global control register (C0GMCTRL)
CAN0 global clock selection register (C0GMCS)
CAN0 global automatic block transmission control register (C0GMABT)
CAN global registers
CAN0 global automatic block transmission delay setting register (C0GMABTD)
CAN0 module mask 1 register (C0MASK1L, C0MASK1H)
CAN0 module mask 2 register (C0MASK2L, C0MASK2H)
CAN0 module mask 3 register (C0MASK3L, C0MASK3H)
CAN0 module mask 4 registers (C0MASK4L, C0MASK4H)
CAN0 module control register (C0CTRL)
CAN0 module last error information register (C0LEC)
CAN0 module information register (C0INFO)
CAN0 module error counter register (C0ERC)
CAN0 module interrupt enable register (C0IE)
CAN0 module interrupt status register (C0INTS)
CAN0 module bit rate prescaler register (C0BRP)
CAN0 module bit rate register (C0BTR)
CAN0 module last in-pointer register (C0LIPT)
CAN0 module receive history list register (C0RGPT)
CAN0 module last out-pointer register (C0LOPT)
CAN0 module transmit history list register (C0TGPT)
CAN module registers
CAN0 module time stamp register (C0TS)
CAN0 message data byte 01 register m (C0MDATA01m)
CAN0 message data byte 0 register m (C0MDATA0m)
CAN0 message data byte 1 register m (C0MDATA1m)
CAN0 message data byte 23 register m (C0MDATA23m)
CAN0 message data byte 2 register m (C0MDATA2m)
CAN0 message data byte 3 register m (C0MDATA3m)
CAN0 message data byte 45 register m (C0MDATA45m)
CAN0 message data byte 4 register m (C0MDATA4m)
CAN0 message data byte 5 register m (C0MDATA5m)
CAN0 message data byte 67 register m (C0MDATA67m)
CAN0 message data byte 6 register m (C0MDATA6m)
CAN0 message data byte 7 register m (C0MDATA7m)
CAN0 message data length register m (C0MDLCm)
CAN0 message configuration register m (C0MCONFm)
CAN0 message ID register m (C0MIDLm, C0MIDHm)
Message buffer registers
CAN0 message control register m (C0MCTRLm)
Remarks 1. The CAN global register is defined as C0GM <register function>.
The CAN module register is defined as C0 <register function>.
The message buffer register is defined as C0M <register function>.
2. m = 00 to 31
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
768
19.5.2 Register access type
Table 19-16. Register Access Types (1/17)
Bit Manipulation Units Address Register Name Symbol R/W
1 Bit 8 Bits 16 Bits
After Reset
03FEC000H CAN0 global control register C0GMCTRL √ 0000H
03FEC002H CAN0 global clock selection register C0GMCS √ 0FH
03FEC006H CAN0 global automatic block transmission
register
C0GMABT
√ 0000H
03FEC008H CAN0 global automatic block transmission delay
register
C0GMABTD
√ 00H
03FEC040H C0MASK1L
√ Undefined
03FEC042H
CAN0 module mask 1 register
C0MASK1H
√ Undefined
03FEC044H C0MASK2L
√ Undefined
03FEC046H
CAN0 module mask 2 register
C0MASK2H
√ Undefined
03FEC048H C0MASK3L
√ Undefined
03FEC04AH
CAN0 module mask 3 register
C0MASK3H
√ Undefined
03FEC04CH C0MASK4L
√ Undefined
03FEC04EH
CAN0 module mask 4 register
C0MASK4H
√ Undefined
03FEC050H CAN0 module control register C0CTRL √ 0000H
03FEC052H CAN0 module last error code register C0LEC
R/W
√ 00H
03FEC053H CAN0 module information register C0INFO √ 00H
03FEC054H CAN0 module error counter register C0ERC
R
√ 0000H
03FEC056H CAN0 module interrupt enable register C0IE √ 0000H
03FEC058H CAN0 module interrupt status register C0INTS √ 0000H
03FEC05AH CAN0 module bit-rate prescaler register C0BRP √ FFH
03FEC05CH CAN0 module bit-rate register C0BTR
R/W
√ 370FH
03FEC05EH CAN0 module last in-pointer register C0LIPT R √ Undefined
03FEC060H CAN0 module receive history list register C0RGPT R/W √ xx02H
03FEC062H CAN0 module last out-pointer register C0LOPT R √ Undefined
03FEC064H CAN0 module transmit history list register C0TGPT √ xx02H
03FEC066H CAN0 module time stamp register C0TS
R/W
√ 0000H
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 769
Table 19-16. Register Access Types (2/17)
Bit Manipulation Units Address Register Name Symbol R/W
1 Bit 8 Bits 16 Bits
After Reset
03FEC100H CAN0 message data byte 01 register 00 C0MDATA0100 √ Undefined
03FEC100H CAN0 message data byte 0 register 00 C0MDATA000 √ Undefined
03FEC101H CAN0 message data byte 1 register 00 C0MDATA100 √ Undefined
03FEC102H CAN0 message data byte 23 register 00 C0MDATA2300 √ Undefined
03FEC102H CAN0 message data byte 2 register 00 C0MDATA200 √ Undefined
03FEC103H CAN0 message data byte 3 register 00 C0MDATA300 √ Undefined
03FEC104H CAN0 message data byte 45 register 00 C0MDATA4500 √ Undefined
03FEC104H CAN0 message data byte 4 register 00 C0MDATA400 √ Undefined
03FEC105H CAN0 message data byte 5 register 00 C0MDATA500 √ Undefined
03FEC106H CAN0 message data byte 67 register 00 C0MDATA6700 √ Undefined
03FEC106H CAN0 message data byte 6 register 00 C0MDATA600 √ Undefined
03FEC107H CAN0 message data byte 7 register 00 C0MDATA700 √ Undefined
03FEC108H CAN0 message data length register 00 C0MDLC00 √ 0000xxxxB
03FEC109H CAN0 message configuration register 00 C0MCONF00 √ Undefined
03FEC10AH C0MIDL00
√ Undefined
03FEC10CH
CAN0 message identifier register 00
C0MIDH00
√ Undefined
03FEC10EH CAN0 message control register 00 C0MCTRL00 √ 00x00000
000xx000B
03FEC120H CAN0 message data byte 01 register 01 C0MDATA0101 √ Undefined
03FEC120H CAN0 message data byte 0 register 01 C0MDATA001 √ Undefined
03FEC121H CAN0 message data byte 1 register 01 C0MDATA101 √ Undefined
03FEC122H CAN0 message data byte 23 register 01 C0MDATA2301 √ Undefined
03FEC122H CAN0 message data byte 2 register 01 C0MDATA201 √ Undefined
03FEC123H CAN0 message data byte 3 register 01 C0MDATA301 √ Undefined
03FEC124H CAN0 message data byte 45 register 01 C0MDATA4501 √ Undefined
03FEC124H CAN0 message data byte 4 register 01 C0MDATA401 √ Undefined
03FEC125H CAN0 message data byte 5 register 01 C0MDATA501 √ Undefined
03FEC126H CAN0 message data byte 67 register 01 C0MDATA6701 √ Undefined
03FEC126H CAN0 message data byte 6 register 01 C0MDATA601 √ Undefined
03FEC127H CAN0 message data byte 7 register 01 C0MDATA701 √ Undefined
03FEC128H CAN0 message data length register 01 C0MDLC01 √ 0000xxxxB
03FEC129H CAN0 message configuration register 01 C0MCONF01 √ Undefined
03FEC12AH C0MIDL01
√ Undefined
03FEC12CH
CAN0 message identifier register 01
C0MIDH01
√ Undefined
03FEC12EH CAN0 message control register 01 C0MCTRL01
R/W
√ 00x00000
000xx000B
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
770
Table 19-16. Register Access Types (3/17)
Bit Manipulation Units Address Register Name Symbol R/W
1 Bit 8 Bits 16 Bits
After Reset
03FEC140H CAN0 message data byte 01 register 02 C0MDATA0102 √ Undefined
03FEC140H CAN0 message data byte 0 register 02 C0MDATA002 √ Undefined
03FEC141H CAN0 message data byte 1 register 02 C0MDATA102 √ Undefined
03FEC142H CAN0 message data byte 23 register 02 C0MDATA2302 √ Undefined
03FEC142H CAN0 message data byte 2 register 02 C0MDATA202 √ Undefined
03FEC143H CAN0 message data byte 3 register 02 C0MDATA302 √ Undefined
03FEC144H CAN0 message data byte 45 register 02 C0MDATA4502 √ Undefined
03FEC144H CAN0 message data byte 4 register 02 C0MDATA402 √ Undefined
03FEC145H CAN0 message data byte 5 register 02 C0MDATA502 √ Undefined
03FEC146H CAN0 message data byte 67 register 02 C0MDATA6702 √ Undefined
03FEC146H CAN0 message data byte 6 register 02 C0MDATA602 √ Undefined
03FEC147H CAN0 message data byte 7 register 02 C0MDATA702 √ Undefined
03FEC148H CAN0 message data length register 02 C0MDLC02 √ 0000xxxxB
03FEC149H CAN0 message configuration register 02 C0MCONF02 √ Undefined
03FEC14AH C0MIDL02
√ Undefined
03FEC14CH
CAN0 message identifier register 02
C0MIDH02
√ Undefined
03FEC14EH CAN0 message control register 02 C0MCTRL02 √ 00x00000
000xx000B
03FEC160H CAN0 message data byte 01 register 03 C0MDATA0103 √ Undefined
03FEC160H CAN0 message data byte 0 register 03 C0MDATA003
√ Undefined
03FEC161H CAN0 message data byte 1 register 03 C0MDATA103
√ Undefined
03FEC162H CAN0 message data byte 23 register 03 C0MDATA2303
√ Undefined
03FEC162H CAN0 message data byte 2 register 03 C0MDATA203
√ Undefined
03FEC163H CAN0 message data byte 3 register 03 C0MDATA303
√ Undefined
03FEC164H CAN0 message data byte 45 register 03 C0MDATA4503
√ Undefined
03FEC164H CAN0 message data byte 4 register 03 C0MDATA403
√ Undefined
03FEC165H CAN0 message data byte 5 register 03 C0MDATA503
√ Undefined
03FEC166H CAN0 message data byte 67 register 03 C0MDATA6703
√ Undefined
03FEC166H CAN0 message data byte 6 register 03 C0MDATA603
√ Undefined
03FEC167H CAN0 message data byte 7 register 03 C0MDATA703
√ Undefined
03FEC168H CAN0 message data length register 03 C0MDLC03
√ 0000xxxxB
03FEC169H CAN0 message configuration register 03 C0MCONF03
√ Undefined
03FEC16AH C0MIDL03
√ Undefined
03FEC16CH
CAN0 message identifier register 03
C0MIDH03
√ Undefined
03FEC16EH CAN0 message control register 03 C0MCTRL03
R/W
√ 00x00000
000xx000B
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 771
Table 19-16. Register Access Types (4/17)
Bit Manipulation Units Address Register Name Symbol R/W
1 Bit 8 Bits 16 Bits
After Reset
03FEC180H CAN0 message data byte 01 register 04 C0MDATA0104 √ Undefined
03FEC180H CAN0 message data byte 0 register 04 C0MDATA004 √ Undefined
03FEC181H CAN0 message data byte 1 register 04 C0MDATA104 √ Undefined
03FEC182H CAN0 message data byte 23 register 04 C0MDATA2304 √ Undefined
03FEC182H CAN0 message data byte 2 register 04 C0MDATA204 √ Undefined
03FEC183H CAN0 message data byte 3 register 04 C0MDATA304 √ Undefined
03FEC184H CAN0 message data byte 45 register 04 C0MDATA4504 √ Undefined
03FEC184H CAN0 message data byte 4 register 04 C0MDATA404 √ Undefined
03FEC185H CAN0 message data byte 5 register 04 C0MDATA504 √ Undefined
03FEC186H CAN0 message data byte 67 register 04 C0MDATA6704 √ Undefined
03FEC186H CAN0 message data byte 6 register 04 C0MDATA604 √ Undefined
03FEC187H CAN0 message data byte 7 register 04 C0MDATA704 √ Undefined
03FEC188H CAN0 message data length register 04 C0MDLC04 √ 0000xxxxB
03FEC189H CAN0 message configuration register 04 C0MCONF04 √ Undefined
03FEC18AH C0MIDL04
√ Undefined
03FEC18CH
CAN0 message identifier register 04
C0MIDH04
√ Undefined
03FEC18EH CAN0 message control register 04 C0MCTRL04 √ 00x00000
000xx000B
03FEC1A0H CAN0 message data byte 01 register 05 C0MDATA0105 √ Undefined
03FEC1A0H CAN0 message data byte 0 register 05 C0MDATA005
√ Undefined
03FEC1A1H CAN0 message data byte 1 register 05 C0MDATA105
√ Undefined
03FEC1A2H CAN0 message data byte 23 register 05 C0MDATA2305
√ Undefined
03FEC1A2H CAN0 message data byte 2 register 05 C0MDATA205
√ Undefined
03FEC1A3H CAN0 message data byte 3 register 05 C0MDATA305
√ Undefined
03FEC1A4H CAN0 message data byte 45 register 05 C0MDATA4505
√ Undefined
03FEC1A4H CAN0 message data byte 4 register 05 C0MDATA405
√ Undefined
03FEC1A5H CAN0 message data byte 5 register 05 C0MDATA505
√ Undefined
03FEC1A6H CAN0 message data byte 67 register 05 C0MDATA6705
√ Undefined
03FEC1A6H CAN0 message data byte 6 register 05 C0MDATA605
√ Undefined
03FEC1A7H CAN0 message data byte 7 register 05 C0MDATA705
√ Undefined
03FEC1A8H CAN0 message data length register 05 C0MDLC05
√ 0000xxxxB
03FEC1A9H CAN0 message configuration register 05 C0MCONF05
√ Undefined
03FEC1AAH C0MIDL05
√ Undefined
03FEC1ACH
CAN0 message identifier register 05
C0MIDH05
√ Undefined
03FEC1AEH CAN0 message control register 05 C0MCTRL05
R/W
√ 00x00000
000xx000B
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
772
Table 19-16. Register Access Types (5/17)
Bit Manipulation Units Address Register Name Symbol R/W
1 Bit 8 Bits 16 Bits
After Reset
03FEC1C0H CAN0 message data byte 01 register 06 C0MDATA0106 √ Undefined
03FEC1C0H CAN0 message data byte 0 register 06 C0MDATA006 √ Undefined
03FEC1C1H CAN0 message data byte 1 register 06 C0MDATA106 √ Undefined
03FEC1C2H CAN0 message data byte 23 register 06 C0MDATA2306 √ Undefined
03FEC1C2H CAN0 message data byte 2 register 06 C0MDATA206 √ Undefined
03FEC1C3H CAN0 message data byte 3 register 06 C0MDATA306 √ Undefined
03FEC1C4H CAN0 message data byte 45 register 06 C0MDATA4506 √ Undefined
03FEC1C4H CAN0 message data byte 4 register 06 C0MDATA406 √ Undefined
03FEC1C5H CAN0 message data byte 5 register 06 C0MDATA506 √ Undefined
03FEC1C6H CAN0 message data byte 67 register 06 C0MDATA6706 √ Undefined
03FEC1C6H CAN0 message data byte 6 register 06 C0MDATA606 √ Undefined
03FEC1C7H CAN0 message data byte 7 register 06 C0MDATA706 √ Undefined
03FEC1C8H CAN0 message data length register 06 C0MDLC06 √ 0000xxxxB
03FEC1C9H CAN0 message configuration register 06 C0MCONF06 √ Undefined
03FEC1CAH C0MIDL06
√ Undefined
03FEC1CCH
CAN0 message identifier register 06
C0MIDH06
√ Undefined
03FEC1CEH CAN0 message control register 06 C0MCTRL06 √ 00x00000
000xx000B
03FEC1E0H CAN0 message data byte 01 register 07 C0MDATA0107 √ Undefined
03FEC1E0H CAN0 message data byte 0 register 07 C0MDATA007
√ Undefined
03FEC1E1H CAN0 message data byte 1 register 07 C0MDATA107
√ Undefined
03FEC1E2H CAN0 message data byte 23 register 07 C0MDATA2307
√ Undefined
03FEC1E2H CAN0 message data byte 2 register 07 C0MDATA207
√ Undefined
03FEC1E3H CAN0 message data byte 3 register 07 C0MDATA307
√ Undefined
03FEC1E4H CAN0 message data byte 45 register 07 C0MDATA4507
√ Undefined
03FEC1E4H CAN0 message data byte 4 register 07 C0MDATA407
√ Undefined
03FEC1E5H CAN0 message data byte 5 register 07 C0MDATA507
√ Undefined
03FEC1E6H CAN0 message data byte 67 register 07 C0MDATA6707
√ Undefined
03FEC1E6H CAN0 message data byte 6 register 07 C0MDATA607
√ Undefined
03FEC1E7H CAN0 message data byte 7 register 07 C0MDATA707
√ Undefined
03FEC1E8H CAN0 message data length register 07 C0MDLC07
√ 0000xxxxB
03FEC1E9H CAN0 message configuration register 07 C0MCONF07
√ Undefined
03FEC1EAH C0MIDL07
√ Undefined
03FEC1ECH
CAN0 message identifier register 07
C0MIDH07
√ Undefined
03FEC1EEH CAN0 message control register 07 C0MCTRL07
R/W
√ 00x00000
000xx000B
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 773
Table 19-16. Register Access Types (6/17)
Bit Manipulation Units Address Register Name Symbol R/W
1 Bit 8 Bits 16 Bits
After Reset
03FEC200H CAN0 message data byte 01 register 08 C0MDATA0108 √ Undefined
03FEC200H CAN0 message data byte 0 register 08 C0MDATA008 √ Undefined
03FEC201H CAN0 message data byte 1 register 08 C0MDATA108 √ Undefined
03FEC202H CAN0 message data byte 23 register 08 C0MDATA2308 √ Undefined
03FEC202H CAN0 message data byte 2 register 08 C0MDATA208 √ Undefined
03FEC203H CAN0 message data byte 3 register 08 C0MDATA308 √ Undefined
03FEC204H CAN0 message data byte 45 register 08 C0MDATA4508 √ Undefined
03FEC204H CAN0 message data byte 4 register 08 C0MDATA408 √ Undefined
03FEC205H CAN0 message data byte 5 register 08 C0MDATA508 √ Undefined
03FEC206H CAN0 message data byte 67 register 08 C0MDATA6708 √ Undefined
03FEC206H CAN0 message data byte 6 register 08 C0MDATA608 √ Undefined
03FEC207H CAN0 message data byte 7 register 08 C0MDATA708 √ Undefined
03FEC208H CAN0 message data length register 08 C0MDLC08 √ 0000xxxxB
03FEC209H CAN0 message configuration register 08 C0MCONF08 √ Undefined
03FEC20AH C0MIDL08
√ Undefined
03FEC20CH
CAN0 message identifier register 08
C0MIDH08
√ Undefined
03FEC20EH CAN0 message control register 08 C0MCTRL08 √ 00x00000
000xx000B
03FEC220H CAN0 message data byte 01 register 09 C0MDATA0109 √ Undefined
03FEC220H CAN0 message data byte 0 register 09 C0MDATA009
√ Undefined
03FEC221H CAN0 message data byte 1 register 09 C0MDATA109
√ Undefined
03FEC222H CAN0 message data byte 23 register 09 C0MDATA2309
√ Undefined
03FEC222H CAN0 message data byte 2 register 09 C0MDATA209
√ Undefined
03FEC223H CAN0 message data byte 3 register 09 C0MDATA309
√ Undefined
03FEC224H CAN0 message data byte 45 register 09 C0MDATA4509
√ Undefined
03FEC224H CAN0 message data byte 4 register 09 C0MDATA409
√ Undefined
03FEC225H CAN0 message data byte 5 register 09 C0MDATA509
√ Undefined
03FEC226H CAN0 message data byte 67 register 09 C0MDATA6709
√ Undefined
03FEC226H CAN0 message data byte 6 register 09 C0MDATA609
√ Undefined
03FEC227H CAN0 message data byte 7 register 09 C0MDATA709
√ Undefined
03FEC228H CAN0 message data length register 09 C0MDLC09
√ 0000xxxxB
03FEC229H CAN0 message configuration register 09 C0MCONF09
√ Undefined
03FEC22AH C0MIDL09
√ Undefined
03FEC22CH
CAN0 message identifier register 09
C0MIDH09
√ Undefined
03FEC22EH CAN0 message control register 09 C0MCTRL09
R/W
√ 00x00000
000xx000B
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
774
Table 19-16. Register Access Types (7/17)
Bit Manipulation Units Address Register Name Symbol R/W
1 Bit 8 Bits 16 Bits
After Reset
03FEC240H CAN0 message data byte 01 register 10 C0MDATA0110 √ Undefined
03FEC240H CAN0 message data byte 0 register 10 C0MDATA010 √ Undefined
03FEC241H CAN0 message data byte 1 register 10 C0MDATA110 √ Undefined
03FEC242H CAN0 message data byte 23 register 10 C0MDATA2310 √ Undefined
03FEC242H CAN0 message data byte 2 register 10 C0MDATA210 √ Undefined
03FEC243H CAN0 message data byte 3 register 10 C0MDATA310 √ Undefined
03FEC244H CAN0 message data byte 45 register 10 C0MDATA4510 √ Undefined
03FEC244H CAN0 message data byte 4 register 10 C0MDATA410 √ Undefined
03FEC245H CAN0 message data byte 5 register 10 C0MDATA510 √ Undefined
03FEC246H CAN0 message data byte 67 register 10 C0MDATA6710 √ Undefined
03FEC246H CAN0 message data byte 6 register 10 C0MDATA610 √ Undefined
03FEC247H CAN0 message data byte 7 register 10 C0MDATA710 √ Undefined
03FEC248H CAN0 message data length register 10 C0MDLC10 √ 0000xxxxB
03FEC249H CAN0 message configuration register 10 C0MCONF10 √ Undefined
03FEC24AH C0MIDL10
√ Undefined
03FEC24CH
CAN0 message identifier register 10
C0MIDH10
√ Undefined
03FEC24EH CAN0 message control register 10 C0MCTRL10 √ 00x00000
000xx000B
03FEC260H CAN0 message data byte 01 register 11 C0MDATA0111 √ Undefined
03FEC260H CAN0 message data byte 0 register 11 C0MDATA011
√ Undefined
03FEC261H CAN0 message data byte 1 register 11 C0MDATA111
√ Undefined
03FEC262H CAN0 message data byte 23 register 11 C0MDATA2311
√ Undefined
03FEC262H CAN0 message data byte 2 register 11 C0MDATA211
√ Undefined
03FEC263H CAN0 message data byte 3 register 11 C0MDATA311
√ Undefined
03FEC264H CAN0 message data byte 45 register 11 C0MDATA4511
√ Undefined
03FEC264H CAN0 message data byte 4 register 11 C0MDATA411
√ Undefined
03FEC265H CAN0 message data byte 5 register 11 C0MDATA511
√ Undefined
03FEC266H CAN0 message data byte 67 register 11 C0MDATA6711
√ Undefined
03FEC266H CAN0 message data byte 6 register 11 C0MDATA611
√ Undefined
03FEC267H CAN0 message data byte 7 register 11 C0MDATA711
√ Undefined
03FEC268H CAN0 message data length register 11 C0MDLC11
√ 0000xxxxB
03FEC269H CAN0 message configuration register 11 C0MCONF11
√ Undefined
03FEC26AH C0MIDL11
√ Undefined
03FEC26CH
CAN0 message identifier register 11
C0MIDH11
√ Undefined
03FEC26EH CAN0 message control register 11 C0MCTRL11
R/W
√ 00x00000
000xx000B
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 775
Table 19-16. Register Access Types (8/17)
Bit Manipulation Units Address Register Name Symbol R/W
1 Bit 8 Bits 16 Bits
After Reset
03FEC280H CAN0 message data byte 01 register 12 C0MDATA0112 √ Undefined
03FEC280H CAN0 message data byte 0 register 12 C0MDATA012 √ Undefined
03FEC281H CAN0 message data byte 1 register 12 C0MDATA112 √ Undefined
03FEC282H CAN0 message data byte 23 register 12 C0MDATA2312 √ Undefined
03FEC282H CAN0 message data byte 2 register 12 C0MDATA212 √ Undefined
03FEC283H CAN0 message data byte 3 register 12 C0MDATA312 √ Undefined
03FEC284H CAN0 message data byte 45 register 12 C0MDATA4512 √ Undefined
03FEC284H CAN0 message data byte 4 register 12 C0MDATA412 √ Undefined
03FEC285H CAN0 message data byte 5 register 12 C0MDATA512 √ Undefined
03FEC286H CAN0 message data byte 67 register 12 C0MDATA6712 √ Undefined
03FEC286H CAN0 message data byte 6 register 12 C0MDATA612 √ Undefined
03FEC287H CAN0 message data byte 7 register 12 C0MDATA712 √ Undefined
03FEC288H CAN0 message data length register 12 C0MDLC12 √ 0000xxxxB
03FEC289H CAN0 message configuration register 12 C0MCONF12 √ Undefined
03FEC28AH C0MIDL12
√ Undefined
03FEC28CH
CAN0 message identifier register 12
C0MIDH12
√ Undefined
03FEC28EH CAN0 message control register 12 C0MCTRL12 √ 00x00000
000xx000B
03FEC2A0H CAN0 message data byte 01 register 13 C0MDATA0113 √ Undefined
03FEC2A0H CAN0 message data byte 0 register 13 C0MDATA013
√ Undefined
03FEC2A1H CAN0 message data byte 1 register 13 C0MDATA113
√ Undefined
03FEC2A2H CAN0 message data byte 23 register 13 C0MDATA2313
√ Undefined
03FEC2A2H CAN0 message data byte 2 register 13 C0MDATA213
√ Undefined
03FEC2A3H CAN0 message data byte 3 register 13 C0MDATA313
√ Undefined
03FEC2A4H CAN0 message data byte 45 register 13 C0MDATA4513
√ Undefined
03FEC2A4H CAN0 message data byte 4 register 13 C0MDATA413
√ Undefined
03FEC2A5H CAN0 message data byte 5 register 13 C0MDATA513
√ Undefined
03FEC2A6H CAN0 message data byte 67 register 13 C0MDATA6713
√ Undefined
03FEC2A6H CAN0 message data byte 6 register 13 C0MDATA613
√ Undefined
03FEC2A7H CAN0 message data byte 7 register 13 C0MDATA713
√ Undefined
03FEC2A8H CAN0 message data length register 13 C0MDLC13
√ 0000xxxxB
03FEC2A9H CAN0 message configuration register 13 C0MCONF13
√ Undefined
03FEC2AAH C0MIDL13
√ Undefined
03FEC2ACH
CAN0 message identifier register 13
C0MIDH13
√ Undefined
03FEC2AEH CAN0 message control register 13 C0MCTRL13
R/W
√ 00x00000
000xx000B
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
776
Table 19-16. Register Access Types (9/17)
Bit Manipulation Units Address Register Name Symbol R/W
1 Bit 8 Bits 16 Bits
After Reset
03FEC2C0H CAN0 message data byte 01 register 14 C0MDATA0114 √ Undefined
03FEC2C0H CAN0 message data byte 0 register 14 C0MDATA014 √ Undefined
03FEC2C1H CAN0 message data byte 1 register 14 C0MDATA114 √ Undefined
03FEC2C2H CAN0 message data byte 23 register 14 C0MDATA2314 √ Undefined
03FEC2C2H CAN0 message data byte 2 register 14 C0MDATA214 √ Undefined
03FEC2C3H CAN0 message data byte 3 register 14 C0MDATA314 √ Undefined
03FEC2C4H CAN0 message data byte 45 register 14 C0MDATA4514 √ Undefined
03FEC2C4H CAN0 message data byte 4 register 14 C0MDATA414 √ Undefined
03FEC2C5H CAN0 message data byte 5 register 14 C0MDATA514 √ Undefined
03FEC2C6H CAN0 message data byte 67 register 14 C0MDATA6714 √ Undefined
03FEC2C6H CAN0 message data byte 6 register 14 C0MDATA614 √ Undefined
03FEC2C7H CAN0 message data byte 7 register 14 C0MDATA714 √ Undefined
03FEC2C8H CAN0 message data length register 14 C0MDLC14 √ 0000xxxxB
03FEC2C9H CAN0 message configuration register 14 C0MCONF14 √ Undefined
03FEC2CAH C0MIDL14
√ Undefined
03FEC2CCH
CAN0 message identifier register 14
C0MIDH14
√ Undefined
03FEC2CEH CAN0 message control register 14 C0MCTRL14 √ 00x00000
000xx000B
03FEC2E0H CAN0 message data byte 01 register 15 C0MDATA0115 √ Undefined
03FEC2E0H CAN0 message data byte 0 register 15 C0MDATA015
√ Undefined
03FEC2E1H CAN0 message data byte 1 register 15 C0MDATA115
√ Undefined
03FEC2E2H CAN0 message data byte 23 register 15 C0MDATA2315
√ Undefined
03FEC2E2H CAN0 message data byte 2 register 15 C0MDATA215
√ Undefined
03FEC2E3H CAN0 message data byte 3 register 15 C0MDATA315
√ Undefined
03FEC2E4H CAN0 message data byte 45 register 15 C0MDATA4515
√ Undefined
03FEC2E4H CAN0 message data byte 4 register 15 C0MDATA415
√ Undefined
03FEC2E5H CAN0 message data byte 5 register 15 C0MDATA515
√ Undefined
03FEC2E6H CAN0 message data byte 67 register 15 C0MDATA6715
√ Undefined
03FEC2E6H CAN0 message data byte 6 register 15 C0MDATA615
√ Undefined
03FEC2E7H CAN0 message data byte 7 register 15 C0MDATA715
√ Undefined
03FEC2E8H CAN0 message data length register 15 C0MDLC15
√ 0000xxxxB
03FEC2E9H CAN0 message configuration register 15 C0MCONF15
√ Undefined
03FEC2EAH C0MIDL15
√ Undefined
03FEC2ECH
CAN0 message identifier register 15
C0MIDH15
√ Undefined
03FEC2EEH CAN0 message control register 15 C0MCTRL15
R/W
√ 00x00000
000xx000B
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 777
Table 19-16. Register Access Types (10/17)
Bit Manipulation Units Address Register Name Symbol R/W
1 Bit 8 Bits 16 Bits
After Reset
03FEC300H CAN0 message data byte 01 register 16 C0MDATA0116 √ Undefined
03FEC300H CAN0 message data byte 0 register 16 C0MDATA016 √ Undefined
03FEC301H CAN0 message data byte 1 register 16 C0MDATA116 √ Undefined
03FEC302H CAN0 message data byte 23 register 16 C0MDATA2316 √ Undefined
03FEC302H CAN0 message data byte 2 register 16 C0MDATA216 √ Undefined
03FEC303H CAN0 message data byte 3 register 16 C0MDATA316 √ Undefined
03FEC304H CAN0 message data byte 45 register 16 C0MDATA4516 √ Undefined
03FEC304H CAN0 message data byte 4 register 16 C0MDATA416 √ Undefined
03FEC305H CAN0 message data byte 5 register 16 C0MDATA516 √ Undefined
03FEC306H CAN0 message data byte 67 register 16 C0MDATA6716 √ Undefined
03FEC306H CAN0 message data byte 6 register 16 C0MDATA616 √ Undefined
03FEC307H CAN0 message data byte 7 register 16 C0MDATA716 √ Undefined
03FEC308H CAN0 message data length register 16 C0MDLC16 √ 0000xxxxB
03FEC309H CAN0 message configuration register 16 C0MCONF16 √ Undefined
03FEC30AH C0MIDL16
√ Undefined
03FEC30CH
CAN0 message identifier register 16
C0MIDH16
√ Undefined
03FEC30EH CAN0 message control register 16 C0MCTRL16 √ 00x00000
000xx000B
03FEC320H CAN0 message data byte 01 register 17 C0MDATA0117 √ Undefined
03FEC320H CAN0 message data byte 0 register 17 C0MDATA017
√ Undefined
03FEC321H CAN0 message data byte 1 register 17 C0MDATA117
√ Undefined
03FEC322H CAN0 message data byte 23 register 17 C0MDATA2317
√ Undefined
03FEC322H CAN0 message data byte 2 register 17 C0MDATA217
√ Undefined
03FEC323H CAN0 message data byte 3 register 17 C0MDATA317
√ Undefined
03FEC324H CAN0 message data byte 45 register 17 C0MDATA4517
√ Undefined
03FEC324H CAN0 message data byte 4 register 17 C0MDATA417
√ Undefined
03FEC325H CAN0 message data byte 5 register 17 C0MDATA517
√ Undefined
03FEC326H CAN0 message data byte 67 register 17 C0MDATA6717
√ Undefined
03FEC326H CAN0 message data byte 6 register 17 C0MDATA617
√ Undefined
03FEC327H CAN0 message data byte 7 register 17 C0MDATA717
√ Undefined
03FEC328H CAN0 message data length register 17 C0MDLC17
√ 0000xxxxB
03FEC329H CAN0 message configuration register 17 C0MCONF17
√ Undefined
03FEC32AH C0MIDL17
√ Undefined
03FEC32CH
CAN0 message identifier register 17
C0MIDH17
√ Undefined
03FEC32EH CAN0 message control register 17 C0MCTRL17
R/W
√ 00x00000
000xx000B
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
778
Table 19-16. Register Access Types (11/17)
Bit Manipulation Units Address Register Name Symbol R/W
1 Bit 8 Bits 16 Bits
After Reset
03FEC340H CAN0 message data byte 01 register 18 C0MDATA0118 √ Undefined
03FEC340H CAN0 message data byte 0 register 18 C0MDATA018 √ Undefined
03FEC341H CAN0 message data byte 1 register 18 C0MDATA118 √ Undefined
03FEC342H CAN0 message data byte 23 register 18 C0MDATA2318 √ Undefined
03FEC342H CAN0 message data byte 2 register 18 C0MDATA218 √ Undefined
03FEC343H CAN0 message data byte 3 register 18 C0MDATA318 √ Undefined
03FEC344H CAN0 message data byte 45 register 18 C0MDATA4518 √ Undefined
03FEC344H CAN0 message data byte 4 register 18 C0MDATA418 √ Undefined
03FEC345H CAN0 message data byte 5 register 18 C0MDATA518 √ Undefined
03FEC346H CAN0 message data byte 67 register 18 C0MDATA6718 √ Undefined
03FEC346H CAN0 message data byte 6 register 18 C0MDATA618 √ Undefined
03FEC347H CAN0 message data byte 7 register 18 C0MDATA718 √ Undefined
03FEC348H CAN0 message data length register 18 C0MDLC18 √ 0000xxxxB
03FEC349H CAN0 message configuration register 18 C0MCONF18 √ Undefined
03FEC34AH C0MIDL18
√ Undefined
03FEC34CH
CAN0 message identifier register 18
C0MIDH18
√ Undefined
03FEC34EH CAN0 message control register 18 C0MCTRL18 √ 00x00000
000xx000B
03FEC360H CAN0 message data byte 01 register 19 C0MDATA0119 √ Undefined
03FEC360H CAN0 message data byte 0 register 19 C0MDATA019
√ Undefined
03FEC361H CAN0 message data byte 1 register 19 C0MDATA119
√ Undefined
03FEC362H CAN0 message data byte 23 register 19 C0MDATA2319
√ Undefined
03FEC362H CAN0 message data byte 2 register 19 C0MDATA219
√ Undefined
03FEC363H CAN0 message data byte 3 register 19 C0MDATA319
√ Undefined
03FEC364H CAN0 message data byte 45 register 19 C0MDATA4519
√ Undefined
03FEC364H CAN0 message data byte 4 register 19 C0MDATA419
√ Undefined
03FEC365H CAN0 message data byte 5 register 19 C0MDATA519
√ Undefined
03FEC366H CAN0 message data byte 67 register 19 C0MDATA6719
√ Undefined
03FEC366H CAN0 message data byte 6 register 19 C0MDATA619
√ Undefined
03FEC367H CAN0 message data byte 7 register 19 C0MDATA719
√ Undefined
03FEC368H CAN0 message data length register 19 C0MDLC19
√ 0000xxxxB
03FEC369H CAN0 message configuration register 19 C0MCONF19
√ Undefined
03FEC36AH C0MIDL19
√ Undefined
03FEC36CH
CAN0 message identifier register 19
C0MIDH19
√ Undefined
03FEC36EH CAN0 message control register 19 C0MCTRL19
R/W
√ 00x00000
000xx000B
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 779
Table 19-16. Register Access Types (12/17)
Bit Manipulation Units Address Register Name Symbol R/W
1 Bit 8 Bits 16 Bits
After Reset
03FEC380H CAN0 message data byte 01 register 20 C0MDATA0120 √ Undefined
03FEC380H CAN0 message data byte 0 register 20 C0MDATA020 √ Undefined
03FEC381H CAN0 message data byte 1 register 20 C0MDATA120 √ Undefined
03FEC382H CAN0 message data byte 23 register 20 C0MDATA2320 √ Undefined
03FEC382H CAN0 message data byte 2 register 20 C0MDATA220 √ Undefined
03FEC383H CAN0 message data byte 3 register 20 C0MDATA320 √ Undefined
03FEC384H CAN0 message data byte 45 register 20 C0MDATA4520 √ Undefined
03FEC384H CAN0 message data byte 4 register 20 C0MDATA420 √ Undefined
03FEC385H CAN0 message data byte 5 register 20 C0MDATA520 √ Undefined
03FEC386H CAN0 message data byte 67 register 20 C0MDATA6720 √ Undefined
03FEC386H CAN0 message data byte 6 register 20 C0MDATA620 √ Undefined
03FEC387H CAN0 message data byte 7 register 20 C0MDATA720 √ Undefined
03FEC388H CAN0 message data length register 20 C0MDLC20 √ 0000xxxxB
03FEC389H CAN0 message configuration register 20 C0MCONF20 √ Undefined
03FEC38AH C0MIDL20
√ Undefined
03FEC38CH
CAN0 message identifier register 20
C0MIDH20
√ Undefined
03FEC38EH CAN0 message control register 20 C0MCTRL20 √ 00x00000
000xx000B
03FEC3A0H CAN0 message data byte 01 register 21 C0MDATA0121 √ Undefined
03FEC3A0H CAN0 message data byte 0 register 21 C0MDATA021
√ Undefined
03FEC3A1H CAN0 message data byte 1 register 21 C0MDATA121
√ Undefined
03FEC3A2H CAN0 message data byte 23 register 21 C0MDATA2321
√ Undefined
03FEC3A2H CAN0 message data byte 2 register 21 C0MDATA221
√ Undefined
03FEC3A3H CAN0 message data byte 3 register 21 C0MDATA321
√ Undefined
03FEC3A4H CAN0 message data byte 45 register 21 C0MDATA4521
√ Undefined
03FEC3A4H CAN0 message data byte 4 register 21 C0MDATA421
√ Undefined
03FEC3A5H CAN0 message data byte 5 register 21 C0MDATA521
√ Undefined
03FEC3A6H CAN0 message data byte 67 register 21 C0MDATA6721
√ Undefined
03FEC3A6H CAN0 message data byte 6 register 21 C0MDATA621
√ Undefined
03FEC3A7H CAN0 message data byte 7 register 21 C0MDATA721
√ Undefined
03FEC3A8H CAN0 message data length register 21 C0MDLC21
√ 0000xxxxB
03FEC3A9H CAN0 message configuration register 21 C0MCONF21
√ Undefined
03FEC3AAH C0MIDL21
√ Undefined
03FEC3ACH
CAN0 message identifier register 21
C0MIDH21
√ Undefined
03FEC3AEH CAN0 message control register 21 C0MCTRL21
R/W
√ 00x00000
000xx000B
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
780
Table 19-16. Register Access Types (13/17)
Bit Manipulation Units Address Register Name Symbol R/W
1 Bit 8 Bits 16 Bits
After Reset
03FEC3C0H CAN0 message data byte 01 register 22 C0MDATA0122 √ Undefined
03FEC3C0H CAN0 message data byte 0 register 22 C0MDATA022 √ Undefined
03FEC3C1H CAN0 message data byte 1 register 22 C0MDATA122 √ Undefined
03FEC3C2H CAN0 message data byte 23 register 22 C0MDATA2322 √ Undefined
03FEC3C2H CAN0 message data byte 2 register 22 C0MDATA222 √ Undefined
03FEC3C3H CAN0 message data byte 3 register 22 C0MDATA322 √ Undefined
03FEC3C4H CAN0 message data byte 45 register 22 C0MDATA4522 √ Undefined
03FEC3C4H CAN0 message data byte 4 register 22 C0MDATA422 √ Undefined
03FEC3C5H CAN0 message data byte 5 register 22 C0MDATA522 √ Undefined
03FEC3C6H CAN0 message data byte 67 register 22 C0MDATA6722 √ Undefined
03FEC3C6H CAN0 message data byte 6 register 22 C0MDATA622 √ Undefined
03FEC3C7H CAN0 message data byte 7 register 22 C0MDATA722 √ Undefined
03FEC3C8H CAN0 message data length register 22 C0MDLC22 √ 0000xxxxB
03FEC3C9H CAN0 message configuration register 22 C0MCONF22 √ Undefined
03FEC3CAH C0MIDL22
√ Undefined
03FEC3CCH
CAN0 message identifier register 22
C0MIDH22
√ Undefined
03FEC3CEH CAN0 message control register 22 C0MCTRL22 √ 00x00000
000xx000B
03FEC3E0H CAN0 message data byte 01 register 23 C0MDATA0123 √ Undefined
03FEC3E0H CAN0 message data byte 0 register 23 C0MDATA023
√ Undefined
03FEC3E1H CAN0 message data byte 1 register 23 C0MDATA123
√ Undefined
03FEC3E2H CAN0 message data byte 23 register 23 C0MDATA2323
√ Undefined
03FEC3E2H CAN0 message data byte 2 register 23 C0MDATA223
√ Undefined
03FEC3E3H CAN0 message data byte 3 register 23 C0MDATA323
√ Undefined
03FEC3E4H CAN0 message data byte 45 register 23 C0MDATA4523
√ Undefined
03FEC3E4H CAN0 message data byte 4 register 23 C0MDATA423
√ Undefined
03FEC3E5H CAN0 message data byte 5 register 23 C0MDATA523
√ Undefined
03FEC3E6H CAN0 message data byte 67 register 23 C0MDATA6723
√ Undefined
03FEC3E6H CAN0 message data byte 6 register 23 C0MDATA623
√ Undefined
03FEC3E7H CAN0 message data byte 7 register 23 C0MDATA723
√ Undefined
03FEC3E8H CAN0 message data length register 23 C0MDLC23
√ 0000xxxxB
03FEC3E9H CAN0 message configuration register 23 C0MCONF23
√ Undefined
03FEC3EAH C0MIDL23
√ Undefined
03FEC3ECH
CAN0 message identifier register 23
C0MIDH23
√ Undefined
03FEC3EEH CAN0 message control register 23 C0MCTRL23
R/W
√ 00x00000
000xx000B
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 781
Table 19-16. Register Access Types (14/17)
Bit Manipulation Units Address Register Name Symbol R/W
1 Bit 8 Bits 16 Bits
After Reset
03FEC400H CAN0 message data byte 01 register 24 C0MDATA0124 √ Undefined
03FEC400H CAN0 message data byte 0 register 24 C0MDATA024 √ Undefined
03FEC401H CAN0 message data byte 1 register 24 C0MDATA124 √ Undefined
03FEC402H CAN0 message data byte 23 register 24 C0MDATA2324 √ Undefined
03FEC402H CAN0 message data byte 2 register 24 C0MDATA224 √ Undefined
03FEC403H CAN0 message data byte 3 register 24 C0MDATA324 √ Undefined
03FEC404H CAN0 message data byte 45 register 24 C0MDATA4524 √ Undefined
03FEC404H CAN0 message data byte 4 register 24 C0MDATA424 √ Undefined
03FEC405H CAN0 message data byte 5 register 24 C0MDATA524 √ Undefined
03FEC406H CAN0 message data byte 67 register 24 C0MDATA6724 √ Undefined
03FEC406H CAN0 message data byte 6 register 24 C0MDATA624 √ Undefined
03FEC407H CAN0 message data byte 7 register 24 C0MDATA724 √ Undefined
03FEC408H CAN0 message data length register 24 C0MDLC24 √ 0000xxxxB
03FEC409H CAN0 message configuration register 24 C0MCONF24 √ Undefined
03FEC40AH C0MIDL24
√ Undefined
03FEC40CH
CAN0 message identifier register 24
C0MIDH24
√ Undefined
03FEC40EH CAN0 message control register 24 C0MCTRL24 √ 00x00000
000xx000B
03FEC420H CAN0 message data byte 01 register 25 C0MDATA0125 √ Undefined
03FEC420H CAN0 message data byte 0 register 25 C0MDATA025
√ Undefined
03FEC421H CAN0 message data byte 1 register 25 C0MDATA125
√ Undefined
03FEC422H CAN0 message data byte 23 register 25 C0MDATA2325
√ Undefined
03FEC422H CAN0 message data byte 2 register 25 C0MDATA225
√ Undefined
03FEC423H CAN0 message data byte 3 register 25 C0MDATA325
√ Undefined
03FEC424H CAN0 message data byte 45 register 25 C0MDATA4525
√ Undefined
03FEC424H CAN0 message data byte 4 register 25 C0MDATA425
√ Undefined
03FEC425H CAN0 message data byte 5 register 25 C0MDATA525
√ Undefined
03FEC426H CAN0 message data byte 67 register 25 C0MDATA6725
√ Undefined
03FEC426H CAN0 message data byte 6 register 25 C0MDATA625
√ Undefined
03FEC427H CAN0 message data byte 7 register 25 C0MDATA725
√ Undefined
03FEC428H CAN0 message data length register 25 C0MDLC25
√ 0000xxxxB
03FEC429H CAN0 message configuration register 25 C0MCONF25
√ Undefined
03FEC42AH C0MIDL25
√ Undefined
03FEC42CH
CAN0 message identifier register 25
C0MIDH25
√ Undefined
03FEC42EH CAN0 message control register 25 C0MCTRL25
R/W
√ 00x00000
000xx000B
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
782
Table 19-16. Register Access Types (15/17)
Bit Manipulation Units Address Register Name Symbol R/W
1 Bit 8 Bits 16 Bits
After Reset
03FEC440H CAN0 message data byte 01 register 26 C0MDATA0126 √ Undefined
03FEC440H CAN0 message data byte 0 register 26 C0MDATA026 √ Undefined
03FEC441H CAN0 message data byte 1 register 26 C0MDATA126 √ Undefined
03FEC442H CAN0 message data byte 23 register 26 C0MDATA2326 √ Undefined
03FEC442H CAN0 message data byte 2 register 26 C0MDATA226 √ Undefined
03FEC443H CAN0 message data byte 3 register 26 C0MDATA326 √ Undefined
03FEC444H CAN0 message data byte 45 register 26 C0MDATA4526 √ Undefined
03FEC444H CAN0 message data byte 4 register 26 C0MDATA426 √ Undefined
03FEC445H CAN0 message data byte 5 register 26 C0MDATA526 √ Undefined
03FEC446H CAN0 message data byte 67 register 26 C0MDATA6726 √ Undefined
03FEC446H CAN0 message data byte 6 register 26 C0MDATA626 √ Undefined
03FEC447H CAN0 message data byte 7 register 26 C0MDATA726 √ Undefined
03FEC448H CAN0 message data length register 26 C0MDLC26 √ 0000xxxxB
03FEC449H CAN0 message configuration register 26 C0MCONF26 √ Undefined
03FEC44AH C0MIDL26
√ Undefined
03FEC44CH
CAN0 message identifier register 26
C0MIDH26
√ Undefined
03FEC44EH CAN0 message control register 26 C0MCTRL26 √ 00x00000
000xx000B
03FEC460H CAN0 message data byte 01 register 27 C0MDATA0127 √ Undefined
03FEC460H CAN0 message data byte 0 register 27 C0MDATA027
√ Undefined
03FEC461H CAN0 message data byte 1 register 27 C0MDATA127
√ Undefined
03FEC462H CAN0 message data byte 23 register 27 C0MDATA2327
√ Undefined
03FEC462H CAN0 message data byte 2 register 27 C0MDATA227
√ Undefined
03FEC463H CAN0 message data byte 3 register 27 C0MDATA327
√ Undefined
03FEC464H CAN0 message data byte 45 register 27 C0MDATA4527
√ Undefined
03FEC464H CAN0 message data byte 4 register 27 C0MDATA427
√ Undefined
03FEC465H CAN0 message data byte 5 register 27 C0MDATA527
√ Undefined
03FEC466H CAN0 message data byte 67 register 27 C0MDATA6727
√ Undefined
03FEC466H CAN0 message data byte 6 register 27 C0MDATA627
√ Undefined
03FEC467H CAN0 message data byte 7 register 27 C0MDATA727
√ Undefined
03FEC468H CAN0 message data length register 27 C0MDLC27
√ 0000xxxxB
03FEC469H CAN0 message configuration register 27 C0MCONF27
√ Undefined
03FEC46AH C0MIDL27
√ Undefined
03FEC46CH
CAN0 message identifier register 27
C0MIDH27
√ Undefined
03FEC46EH CAN0 message control register 27 C0MCTRL27
R/W
√ 00x00000
000xx000B
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 783
Table 19-16. Register Access Types (16/17)
Bit Manipulation Units Address Register Name Symbol R/W
1 Bit 8 Bits 16 Bits
After Reset
03FEC480H CAN0 message data byte 01 register 28 C0MDATA0128 √ Undefined
03FEC480H CAN0 message data byte 0 register 28 C0MDATA028 √ Undefined
03FEC481H CAN0 message data byte 1 register 28 C0MDATA128 √ Undefined
03FEC482H CAN0 message data byte 23 register 28 C0MDATA2328 √ Undefined
03FEC482H CAN0 message data byte 2 register 28 C0MDATA228 √ Undefined
03FEC483H CAN0 message data byte 3 register 28 C0MDATA328 √ Undefined
03FEC484H CAN0 message data byte 45 register 28 C0MDATA4528 √ Undefined
03FEC484H CAN0 message data byte 4 register 28 C0MDATA428 √ Undefined
03FEC485H CAN0 message data byte 5 register 28 C0MDATA528 √ Undefined
03FEC486H CAN0 message data byte 67 register 28 C0MDATA6728 √ Undefined
03FEC486H CAN0 message data byte 6 register 28 C0MDATA628 √ Undefined
03FEC487H CAN0 message data byte 7 register 28 C0MDATA728 √ Undefined
03FEC488H CAN0 message data length register 28 C0MDLC28 √ 0000xxxxB
03FEC489H CAN0 message configuration register 28 C0MCONF28 √ Undefined
03FEC48AH C0MIDL28
√ Undefined
03FEC48CH
CAN0 message identifier register 28
C0MIDH28
√ Undefined
03FEC48EH CAN0 message control register 28 C0MCTRL28 √ 00x00000
000xx000B
03FEC4A0H CAN0 message data byte 01 register 29 C0MDATA0129 √ Undefined
03FEC4A0H CAN0 message data byte 0 register 29 C0MDATA029
√ Undefined
03FEC4A1H CAN0 message data byte 1 register 29 C0MDATA129
√ Undefined
03FEC4A2H CAN0 message data byte 23 register 29 C0MDATA2329
√ Undefined
03FEC4A2H CAN0 message data byte 2 register 29 C0MDATA229
√ Undefined
03FEC4A3H CAN0 message data byte 3 register 29 C0MDATA329
√ Undefined
03FEC4A4H CAN0 message data byte 45 register 29 C0MDATA4529
√ Undefined
03FEC4A4H CAN0 message data byte 4 register 29 C0MDATA429
√ Undefined
03FEC4A5H CAN0 message data byte 5 register 29 C0MDATA529
√ Undefined
03FEC4A6H CAN0 message data byte 67 register 29 C0MDATA6729
√ Undefined
03FEC4A6H CAN0 message data byte 6 register 29 C0MDATA629
√ Undefined
03FEC4A7H CAN0 message data byte 7 register 29 C0MDATA729
√ Undefined
03FEC4A8H CAN0 message data length register 29 C0MDLC29
√ 0000xxxxB
03FEC4A9H CAN0 message configuration register 29 C0MCONF29
√ Undefined
03FEC4AAH C0MIDL29
√ Undefined
03FEC4ACH
CAN0 message identifier register 29
C0MIDH29
√ Undefined
03FEC4AEH CAN0 message control register 29 C0MCTRL29
R/W
√ 00x00000
000xx000B
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
784
Table 19-16. Register Access Types (17/17)
Bit Manipulation Units Address Register Name Symbol R/W
1 Bit 8 Bits 16 Bits
After Reset
03FEC4C0H CAN0 message data byte 01 register 30 C0MDATA0130 √ Undefined
03FEC4C0H CAN0 message data byte 0 register 30 C0MDATA030 √ Undefined
03FEC4C1H CAN0 message data byte 1 register 30 C0MDATA130 √ Undefined
03FEC4C2H CAN0 message data byte 23 register 30 C0MDATA2330 √ Undefined
03FEC4C2H CAN0 message data byte 2 register 30 C0MDATA230 √ Undefined
03FEC4C3H CAN0 message data byte 3 register 30 C0MDATA330 √ Undefined
03FEC4C4H CAN0 message data byte 45 register 30 C0MDATA4530 √ Undefined
03FEC4C4H CAN0 message data byte 4 register 30 C0MDATA430 √ Undefined
03FEC4C5H CAN0 message data byte 5 register 30 C0MDATA530 √ Undefined
03FEC4C6H CAN0 message data byte 67 register 30 C0MDATA6730 √ Undefined
03FEC4C6H CAN0 message data byte 6 register 30 C0MDATA630 √ Undefined
03FEC4C7H CAN0 message data byte 7 register 30 C0MDATA730 √ Undefined
03FEC4C8H CAN0 message data length register 30 C0MDLC30 √ 0000xxxxB
03FEC4C9H CAN0 message configuration register 30 C0MCONF30 √ Undefined
03FEC4CAH C0MIDL30
√ Undefined
03FEC4CCH
CAN0 message identifier register 30
C0MIDH30
√ Undefined
03FEC4CEH CAN0 message control register 30 C0MCTRL30 √ 00x00000
000xx000B
03FEC4E0H CAN0 message data byte 01 register 31 C0MDATA0131 √ Undefined
03FEC4E0H CAN0 message data byte 0 register 31 C0MDATA031
√ Undefined
03FEC4E1H CAN0 message data byte 1 register 31 C0MDATA131
√ Undefined
03FEC4E2H CAN0 message data byte 23 register 31 C0MDATA2331
√ Undefined
03FEC4E2H CAN0 message data byte 2 register 31 C0MDATA231
√ Undefined
03FEC4E3H CAN0 message data byte 3 register 31 C0MDATA331
√ Undefined
03FEC4E4H CAN0 message data byte 45 register 31 C0MDATA4531
√ Undefined
03FEC4E4H CAN0 message data byte 4 register 31 C0MDATA431
√ Undefined
03FEC4E5H CAN0 message data byte 5 register 31 C0MDATA531
√ Undefined
03FEC4E6H CAN0 message data byte 67 register 31 C0MDATA6731
√ Undefined
03FEC4E6H CAN0 message data byte 6 register 31 C0MDATA631
√ Undefined
03FEC4E7H CAN0 message data byte 7 register 31 C0MDATA731
√ Undefined
03FEC4E8H CAN0 message data length register 31 C0MDLC31
√ 0000xxxxB
03FEC4E9H CAN0 message configuration register 31 C0MCONF31
√ Undefined
03FEC4EAH C0MIDL31
√ Undefined
03FEC4ECH
CAN0 message identifier register 31
C0MIDH31
√ Undefined
03FEC4EEH CAN0 message control register 31 C0MCTRL31
R/W
√ 00x00000
000xx000B
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 785
19.5.3 Register bit configuration
Table 19-17. CAN Global Register Bit Configuration
Address Symbol Bit 7/15 Bit 6/14 Bit 5/13 Bit 4/12 Bit 3/11 Bit 2/10 Bit 1/9 Bit 0/8
03FEC000H 0 0 0 0 0 0 0 Clear GOM
03FEC001H
C0GMCTRL (W)
0 0 0 0 0 0 Set EFSD Set GOM
03FEC000H 0 0 0 0 0 0 EFSD GOM
03FEC001H
C0GMCTRL (R)
MBON 0 0 0 0 0 0 0
03FEC002H C0GMCS 0 0 0 0 CCP3 CCP2 CCP1 CCP0
03FEC006H 0 0 0 0 0 0 0 Clear
ABTTRG
03FEC007H
C0GMABT (W)
0 0 0 0 0 0 Set
ABTCLR
Set
ABTTRG
03FEC006H 0 0 0 0 0 0 ABTCLR ABTTRG
03FEC007H
C0GMABT (R)
0 0 0 0 0 0 0 0
03FEC008H C0GMABTD 0 0 0 0 ABTD3 ABTD2 ABTD1 ABTD0
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
786
Table 19-18. CAN Module Register Bit Configuration (1/2)
Address Symbol Bit 7/15 Bit 6/14 Bit 5/13 Bit 4/12 Bit 3/11 Bit 2/10 Bit 1/9 Bit 0/8
03FEC040H CMID7 to CMID0
03FEC041H
C0MASK1L
CMID15 to CMID8
03FEC042H CMID23 to CMID16
03FEC043H
C0MASK1H
0 0 0 CMID28 to CMID24
03FEC044H CMID7 to CMID0
03FEC045H
C0MASK2L
CMID15 to CMID8
03FEC046H CMID23 to CMID16
03FEC047H
C0MASK2H
0 0 0 CMID28 to CMID24
03FEC048H CMID7 to CMID0
03FEC049H
C0MASK3L
CMID15 to CMID8
03FEC04AH CMID23 to CMID16
03FEC04BH
C0MASK3H
0 0 0 CMID28 to CMID24
03FEC04CH CMID7 to CMID0
03FEC04DH
C0MASK4L
CMID15 to CMID8
03FEC04EH CMID23 to CMID16
03FEC04FH
C0MASK4H
0 0 0 CMID28 to CMID24
03FEC050H 0 Clear AL Clear
VALID
Clear
PSMODE1
Clear
PSMODE0
Clear
OPMODE2
Clear
OPMODE1
Clear
OPMODE0
03FEC051H
C0CTRL (W)
Set
CCERC
Set
AL
0 Set
PSMODE1
Set
PSMODE0
Set
OPMODE2
Set
OPMODE1
Set
OPMODE0
03FEC050H CCERC AL VALID PS
MODE1
PS
MODE0
OP
MODE2
OP
MODE1
OP
MODE0
03FEC051H
C0CTRL (R)
0 0 0 0 0 0 RSTAT TSTAT
03FEC052H C0LEC (W) 0 0 0 0 0 0 0 0
03FEC052H C0LEC (R) 0 0 0 0 0 LEC2 LEC1 LEC0
03FEC053H C0INFO 0 0 0 BOFF TECS1 TECS0 RECS1 RECS0
03FEC054H TEC7 to TEC0
03FEC055H
C0ERC
REC7 to REC0
03FEC056H 0 0 Clear CIE5 Clear CIE4 Clear CIE3 Clear CIE2 Clear CIE1 Clear CIE0
03FEC057H
C0IE (W)
0 0 Set CIE5 Set CIE4 Set CIE3 Set CIE2 Set CIE1 Set CIE0
03FEC056H 0 0 CIE5 CIE4 CIE3 CIE2 CIE1 CIE0
03FEC057H
C0IE (R)
0 0 0 0 0 0 0 0
03FEC058H 0 0 Clear
CINTS5
Clear
CINTS4
Clear
CINTS3
Clear
CINTS2
Clear
CINTS1
Clear
CINTS0
03FEC059H
C0INTS (W)
0 0 0 0 0 0 0 0
03FEC058H 0 0 CINTS5 CINTS4 CINTS3 CINTS2 CINTS1 CINTS0
03FEC059H
C0INTS (R)
0 0 0 0 0 0 0 0
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 787
Table 19-18. CAN Module Register Bit Configuration (2/2)
Address Symbol Bit 7/15 Bit 6/14 Bit 5/13 Bit 4/12 Bit 3/11 Bit 2/10 Bit 1/9 Bit 0/8
03FEC05AH C0BRP TQPRS7 to TQPRS0
03FEC05CH 0 0 0 0 TSEG13 to TSEG10
03FEC05DH
C0BTR
0 0 SJW1, SJW0 0 TSEG22 to TSEG20
03FEC05EH C0LIPT LIPT7 to LIPT0
03FEC060H 0 0 0 0 0 0 0 Clear
ROVF
03FEC061H
C0RGPT (W)
0 0 0 0 0 0 0 0
03FEC060H 0 0 0 0 0 0 RHPM ROVF
03FEC061H
C0RGPT (R)
RGPT7 to RGPT0
03FEC062H C0LOPT LOPT7 to LOPT0
03FEC064H 0 0 0 0 0 0 0 Clear
TOVF
03FEC065H
C0TGPT (W)
0 0 0 0 0 0 0 0
03FEC064H 0 0 0 0 0 0 THPM TOVF
03FEC065H
C0TGPT (R)
TGPT7 to TGPT0
03FEC066H 0 0 0 0 0 Clear
TSLOCK
Clear
TSSEL
Clear
TSEN
03FEC067H
C0TS (W)
0 0 0 0 0 Set
TSLOCK
Set
TSSEL
Set
TSEN
03FEC066H 0 0 0 0 0 TSLOCK TSSEL TSEN
03FEC067H
C0TS (R)
0 0 0 0 0 0 0 0
03FEC068H
to
03FEC0FFH
− Access prohibited (reserved for future use)
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
788
Table 19-19. Message Buffer Register Bit Configuration
Address Symbol Bit 7/15 Bit 6/14 Bit 5/13 Bit 4/12 Bit 3/11 Bit 2/10 Bit 1/9 Bit 0/8
03FECxx0H Message data (byte 0)
03FECxx1H
C0MDATA01m
Message data (byte 1)
03FECxx0H C0MDATA0m Message data (byte 0)
03FECxx1H C0MDATA1m Message data (byte 1)
03FECxx2H Message data (byte 2)
03FECxx3H
C0MDATA23m
Message data (byte 3)
03FECxx2H C0MDATA2m Message data (byte 2)
03FECxx3H C0MDATA3m Message data (byte 3)
03FECxx4H Message data (byte 4)
03FECxx5H
C0MDATA45m
Message data (byte 5)
03FECxx4H C0MDATA4m Message data (byte 4)
03FECxx5H C0MDATA5m Message data (byte 5)
03FECxx6H Message data (byte 6)
03FECxx7H
C0MDATA67m
Message data (byte 7)
03FECxx6H C0MDATA6m Message data (byte 6)
03FECxx7H C0MDATA7m Message data (byte 7)
03FECxx8H C0MDLCm 0 MDLC3 MDLC2 MDLC1 MDLC0
03FECxx9H C0MCONFm OWS RTR MT2 MT1 MT0 0 0 MA0
03FECxxAH ID7 ID6 ID5 ID4 ID3 ID2 ID1 ID0
03FECxxBH
C0MIDLm
ID15 ID14 ID13 ID12 ID11 ID10 ID9 ID8
03FECxxCH ID23 ID22 ID21 ID20 ID19 ID18 ID17 ID16
03FECxxDH
C0MIDHm
IDE 0 0 ID28 ID27 ID26 ID25 ID24
03FECxxEH 0 0 0 Clear
MOW
Clear
IE
Clear
DN
Clear TRQ Clear RDY
03FECxxFH
C0MCTRLm (W)
0 0 0 0 Set IE 0 Set TRQ Set RDY
03FECxxEH 0 0 0 MOW IE DN TRQ RDY
03FECxxFH
C0MCTRLm (R)
0 0 MUC 0 0 0 0 0
03FECxx0
to
03FECxxFH
− Access prohibited (reserved for future use)
Remark m = 00 to 31
xx = 10, 12, 14, 16, 18, 1A, 1C, 1E, 20, 22, 24, 26, 28, 2A, 2C, 2E, 30, 32, 34, 36, 38, 3A, 3C, 3E, 40, 42,
44, 46, 48, 4A, 4C, 4E
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 789
19.6 Registers
Caution Accessing the CAN controller registers is prohibited in the following statuses. For details, see
3.4.9 (2) Accessing specific on-chip peripheral I/O registers.
• When the CPU operates with the subclock and the main clock oscillation is stopped
• When the CPU operates with the internal oscillation clock
Remark m = 00 to 31
(1) CAN0 global control register (C0GMCTRL)
The C0GMCTRL register is used to control the operation of the CAN module.
(1/2)
After reset: 0000H R/W Address: 03FEC000H
(a) Read
15 14 13 12 11 10 9 8
C0GMCTRL MBON 0 0 0 0 0 0 0
7 6 5 4 3 2 1 0
0 0 0 0 0 0 EFSD GOM
(b) Write
15 14 13 12 11 10 9 8
C0GMCTRL 0 0 0 0 0 0
Set
EFSD
Set
GOM
7 6 5 4 3 2 1 0
0 0 0 0 0 0 0
Clear
GOM
(a) Read
MBON Bit enabling access to message buffer register, transmit/receive history registers
0 Write access and read access to the message buffer register and the transmit/receive history list registers is
disabled.
1 Write access and read access to the message buffer register and the transmit/receive history list registers is
enabled.
Cautions 1. While the MBON bit is cleared (to 0), software access to the message buffers
(C0MDATA0m, C0MDATA1m, C0MDATA01m, C0MDATA2m, C0MDATA3m,
C0MDATA23m, C0MDATA4m, C0MDATA5m, C0MDATA45m, C0MDATA6m,
C0MDATA7m, C0MDATA67m, C0MDLCm, C0MCONFm, C0MIDLm, C0MIDHm, and
C0MCTRLm), or registers related to transmit history or receive history (C0LOPT,
C0TGPT, C0LIPT, and C0RGPT) is disabled.
2. This bit is read-only. Even if 1 is written to the MBON bit while it is 0, the value of the
MBON bit does not change, and access to the message buffer registers, or registers
related to transmit history or receive history remains disabled.
Remark When the CAN sleep mode/CAN stop mode is entered, or when the GOM bit is cleared to 0, the
MBON bit is cleared to 0. When the CAN sleep mode/CAN stop mode is released, or when the
GOM bit is set to 1, the MBON bit is set to 1.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
790
(2/2)
EFSD Bit enabling forced shut down
0 Forced shut down by GOM bit = 0 disabled.
1 Forced shut down by GOM bit = 0 enabled.
Caution To request forced shut down, clear the GOM bit to 0 immediately after the EFSD bit has
been set to 1. If access to another register (including reading the C0GMCTRL register) is
executed without clearing the GOM bit immediately after the EFSD bit has been set to 1,
the EFSD bit is forcibly cleared to 0, and the forced shut down request is invalid.
GOM Global operation mode bit
0 CAN module is disabled from operating.
1 CAN module is enabled to operate.
Caution The GOM bit is cleared to 0 only in the initialization mode or immediately after the EFSD
bit is set to 1.
(b) Write
Set EFSD EFSD bit setting
0 No change in EFSD bit.
1 EFSD bit set to 1.
Set GOM Clear GOM GOM bit setting
0 1 GOM bit cleared to 0.
1 0 GOM bit set to 1.
Other than above No change in GOM bit.
Caution Be sure to set the GOM bit and EFSD bit separately.
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 791
(2) CAN0 global clock selection register (C0GMCS)
The C0GMCS register is used to select the CAN module system clock.
After reset: 0FH R/W Address: 03FEC002H
7 6 5 4 3 2 1 0
C0GMCS 0 0 0 0 CCP3 CCP2 CCP1 CCP0
CCP3 CCP2 CCP1 CCP1 CAN module system clock (fCANMOD)
0 0 0 0 fCAN/1
0 0 0 1 fCAN/2
0 0 1 0 fCAN/3
0 0 1 1 fCAN/4
0 1 0 0 fCAN/5
0 1 0 1 fCAN/6
0 1 1 0 fCAN/7
0 1 1 1 fCAN/8
1 0 0 0 fCAN/9
1 0 0 1 fCAN/10
1 0 1 0 fCAN/11
1 0 1 1 fCAN/12
1 1 0 0 fCAN/13
1 1 0 1 fCAN/14
1 1 1 0 fCAN/15
1 1 1 1 fCAN/16 (default value)
Remark fCAN = Clock supplied to CAN = fXX
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
792
(3) CAN0 global automatic block transmission control register (C0GMABT)
The C0GMABT register is used to control the automatic block transmission (ABT) operation.
(1/2)
After reset: 0000H R/W Address: 03FEC006H
(a) Read
15 14 13 12 11 10 9 8
C0GMABT 0 0 0 0 0 0 0 0
7 6 5 4 3 2 1 0
0 0 0 0 0 0 ABTCLR ABTTRG
(a) Write
15 14 13 12 11 10 9 8
C0GMABT 0 0 0 0 0 0
Set
ABTCLR
Set
ABTTRG
7 6 5 4 3 2 1 0
0 0 0 0 0 0 0
Clear
ABTTRG
Caution Before changing the normal operation mode with ABT to the initialization mode, be sure
to set the C0GMABT register to the default value (0000H). After setting, confirm that the
C0GMABT register is initialized to 0000H.
(a) Read
ABTCLR Automatic block transmission engine clear status bit
0 Clearing the automatic transmission engine is completed.
1 The automatic transmission engine is being cleared.
Remarks 1. Set the ABTCLR bit to 1 while the ABTTRG bit is cleared to 0.
The operation is not guaranteed if the ABTCLR bit is set to 1 while the ABTTRG bit is set to
1.
2. When the automatic block transmission engine is cleared by setting the ABTCLR bit to 1, the
ABTCLR bit is automatically cleared to 0 as soon as the requested clearing processing is
complete.
ABTTRG Automatic block transmission status bit
0 Automatic block transmission is stopped.
1 Automatic block transmission is under execution.
Cautions 1. Do not set the ABTTRG bit to 1 in the initialization mode. If the ABTTRG bit is set to 1
in the initialization mode, the operation is not guaranteed after the CAN module has
entered the normal operation mode with ABT.
2. Do not set the ABTTRG bit to 1 while the C0CTRL.TSTAT bit is set to 1. Directly
confirm that the TSTAT bit = 0 before setting the ABTTRG bit to 1.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 793
(2/2)
(b) Write
Set ABTCLR Automatic block transmission engine clear request bit
0 The automatic block transmission engine is in idle status or under operation.
1 Request to clear the automatic block transmission engine. After the automatic block transmission
engine has been cleared, automatic block transmission is started from message buffer 0 by setting
the ABTTRG bit to 1.
Set ABTTRG Clear ABTTRG Automatic block transmission start bit
0 1 Request to stop automatic block transmission.
1 0 Request to start automatic block transmission.
Other than above No change in ABTTRG bit.
Caution Even if the ABTTRG bit is set (1), transmission is not immediately executed, depending on
the situation such as when a message is received from another node or when a message
other than the ABT message (message buffers 8 to 31) is transmitted.
Even if the ABTTRG bit is cleared (0), transmission is not terminated midway. If
transmission is under execution, it is continued until completed (regardless of whether
transmission is successful or fails).
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
794
(4) CAN0 global automatic block transmission delay register (C0GMABTD)
The C0GMABTD register is used to set the interval at which the data of the message buffer assigned to ABT is
to be transmitted in the normal operation mode with ABT.
After reset: 00H R/W Address: 03FEC008H
7 6 5 4 3 2 1 0
C0GMABTD 0 0 0 0 ABTD3 ABTD2 ABTD1 ABTD0
ABTD3 ABTD2 ABTD1 ABTD0 Data frame interval during automatic block transmission
(Unit: Data bit time (DBT))
0 0 0 0 0 DBT (default value)
0 0 0 1 25 DBT
0 0 1 0 26 DBT
0 0 1 1 27 DBT
0 1 0 0 28 DBT
0 1 0 1 29 DBT
0 1 1 0 210 DBT
0 1 1 1 211 DBT
1 0 0 0 212 DBT
Other than above Setting prohibited
Cautions 1. Do not change the contents of the C0GMABTD register while the ABTTRG bit is set to
1.
2. The timing at which the ABT message is actually transmitted onto the CAN bus differs
depending on the status of transmission from the other station or how a request to
transmit a message other than an ABT message (message buffers 8 to 31) is made.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 795
(5) CAN0 module mask control register (C0MASKaL, C0MASKaH) (a = 1, 2, 3, or 4)
The C0MASKaL and C0MASKaH registers are used to extend the number of receivable messages in the
same message buffer by masking part of the identifier (ID) of a message and invalidating the ID comparison of
the masked part.
(1/2)
• CAN0 module mask 1 register (C0MASK1L, C0MASK1H)
After reset: Undefined R/W Address: C0MASK1L 03FEC040H, C0MASK1H 03FEC042H
15 14 13 12 11 10 9 8
C0MASK1L CMID15 CMID14 CMID13 CMID12 CMID11 CMID10 CMID9 CMID8
7 6 5 4 3 2 1 0
CMID7 CMID6 CMID5 CMID4 CMID3 CMID2 CMID1 CMID0
15 14 13 12 11 10 9 8
C0MASK1H 0 0 0 CMID28 CMID27 CMID26 CMID25 CMID24
7 6 5 4 3 2 1 0
CMID23 CMID22 CMID21 CMID20 CMID19 CMID18 CMID17 CMID16
• CAN0 module mask 2 register (C0MASK2L, C0MASK2H)
After reset: Undefined R/W Address: C0MASK2L 03FEC044H, C0MASK2H 03FEC046H
15 14 13 12 11 10 9 8
C0MASK2L CMID15 CMID14 CMID13 CMID12 CMID11 CMID10 CMID9 CMID8
7 6 5 4 3 2 1 0
CMID7 CMID6 CMID5 CMID4 CMID3 CMID2 CMID1 CMID0
15 14 13 12 11 10 9 8
C0MASK2H 0 0 0 CMID28 CMID27 CMID26 CMID25 CMID24
7 6 5 4 3 2 1 0
CMID23 CMID22 CMID21 CMID20 CMID19 CMID18 CMID17 CMID16
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
796
(2/2)
• CAN0 module mask 3 register (C0MASK3L, C0MASK3H)
After reset: Undefined R/W Address: C0MASK3L 03FEC048H, C0MASK3H 03FEC04AH
15 14 13 12 11 10 9 8
C0MASK3L CMID15 CMID14 CMID13 CMID12 CMID11 CMID10 CMID9 CMID8
7 6 5 4 3 2 1 0
CMID7 CMID6 CMID5 CMID4 CMID3 CMID2 CMID1 CMID0
15 14 13 12 11 10 9 8
C0MASK3H 0 0 0 CMID28 CMID27 CMID26 CMID25 CMID24
7 6 5 4 3 2 1 0
CMID23 CMID22 CMID21 CMID20 CMID19 CMID18 CMID17 CMID16
• CAN0 module mask 4 register (C0MASK4L, C0MASK4H)
After reset: Undefined R/W Address: C0MASK4L 03FEC04CH, C0MASK4H 03FEC04EH
15 14 13 12 11 10 9 8
C0MASK4L CMID15 CMID14 CMID13 CMID12 CMID11 CMID10 CMID9 CMID8
7 6 5 4 3 2 1 0
CMID7 CMID6 CMID5 CMID4 CMID3 CMID2 CMID1 CMID0
15 14 13 12 11 10 9 8
C0MASK4H 0 0 0 CMID28 CMID27 CMID26 CMID25 CMID24
7 6 5 4 3 2 1 0
CMID23 CMID22 CMID21 CMID20 CMID19 CMID18 CMID17 CMID16
CMID28 to CMID0 Mask pattern setting of ID bit
0 The ID bits of the message buffer set by the CMID28 to CMID0 bits are compared with the ID
bits of the received message frame.
1 The ID bits of the message buffer set by the CMID28 to CMID0 bits are not compared with the
ID bits of the received message frame (they are masked).
Remark Masking is always defined by an ID length of 29 bits. If a mask is assigned to a message with a
standard ID, the CMID17 to CMID0 bits are ignored. Therefore, only the CMID28 to CMID18 bits
of the received ID are masked. The same mask can be used for both the standard and extended
IDs.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 797
(6) CAN0 module control register (C0CTRL)
The C0CTRL register is used to control the operation mode of the CAN module.
(1/4)
After reset: 0000H R/W Address: 03FEC050H
(a) Read
15 14 13 12 11 10 9 8
C0CTRL 0 0 0 0 0 0 RSTAT TSTAT
7 6 5 4 3 2 1 0
CCERC AL VALID
PSMODE
1
PSMODE
0
OPMODE
2
OPMODE
1
OPMODE
0
(a) Write
15 14 13 12 11 10 9 8
C0CTRL Set
CCERC
Set
AL
0 Set
PSMODE
1
Set
PSMODE
0
Set
OPMODE
2
Set
OPMODE
1
Set
OPMODE
0
7 6 5 4 3 2 1 0
0
Clear
AL
Clear
VALID
Clear
PSMODE
1
Clear
PSMODE
0
Clear
OPMODE
2
Clear
OPMODE
1
Clear
OPMODE
0
(a) Read
RSTAT Reception status bit
0 Reception is stopped.
1 Reception is in progress.
Remark The RSTAT bit is set to 1 under the following conditions (timing)
• The SOF bit of a receive frame is detected
• On occurrence of arbitration loss during a transmit frame
The RSTAT bit is cleared to 0 under the following conditions (timing)
• When a recessive level is detected at the second bit of the interframe space
• On transition to the initialization mode at the first bit of the interframe space
TSTAT Transmission status bit
0 Transmission is stopped.
1 Transmission is in progress.
Remark The TSTAT bit is set to 1 under the following conditions (timing)
• The SOF bit of a transmit frame is detected
The TSTAT bit is cleared to 0 under the following conditions (timing)
• During transition to bus-off status
• On occurrence of arbitration loss in transmit frame
• On detection of recessive level at the second bit of the interframe space
• On transition to the initialization mode at the first bit of the interframe space
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
798
(2/4)
CCERC Error counter clear bit
0 The C0ERC and C0INFO registers are not cleared in the initialization mode.
1 The C0ERC and C0INFO registers are cleared in the initialization mode.
Remarks 1. The CCERC bit is used to clear the C0ERC and C0INFO registers for re-initialization or
forced recovery from the bus-off status. This bit can be set to 1 only in the initialization
mode.
2. When the C0ERC and C0INFO registers have been cleared, the CCERC bit is also cleared
to 0 automatically.
3. The CCERC bit can be set to 1 at the same time as a request to change the initialization
mode to an operation mode is made.
4. If the CCERC bit is set to 1 immediately after the INIT mode is entered in the self test mode,
the receive data may be corrupted.
AL Bit to set operation in case of arbitration loss
0 Re-transmission is not executed in case of an arbitration loss in the single-shot mode.
1 Re-transmission is executed in case of an arbitration loss in the single-shot mode.
Remark The AL bit is valid only in the single-shot mode.
VALID Valid receive message frame detection bit
0 A valid message frame has not been received since the VALID bit was last cleared to 0.
1 A valid message frame has been received since the VALID bit was last cleared to 0.
Remarks 1. Detection of a valid receive message frame is not dependent upon the existance or non-
existance of the storage in the receive message buffer (data frame) or transmit message
buffer (remote frame).
2. Clear the VALID bit (0) before changing the initialization mode to an operation mode.
3. If only two CAN nodes are connected to the CAN bus with one transmitting a message frame
in the normal mode and the other in the receive-only mode, since no ACK is generated in the
receive-only mode, the VALID bit is not set to 1 before the transmitting node enters the error
passive status.
4. To clear the VALID bit, set the Clear VALID bit to 1 first and confirm that the VALID bit is
cleared. If it is not cleared, perform clearing processing again.
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 799
(3/4)
PSMODE1 PSMODE0 Power save mode
0 0 No power save mode is selected.
0 1 CAN sleep mode
1 0 Setting prohibited
1 1 CAN stop mode
Cautions 1. Transition to and from the CAN stop mode must be made via CAN sleep mode. A
request for direct transition to and from the CAN stop mode is ignored.
2. After releasing the power save mode, the C0GMCTRL.MBON flag must be checked
before accessing the message buffer again.
3. A request for transition to the CAN sleep mode is held pending until it is canceled by
software or until the CAN bus enters the bus idle state. The software can check
transition to the CAN sleep mode by reading the PSMODE0 and PSMODE1 bits.
OPMODE2 OPMODE1 OPMODE0 Operation mode
0 0 0 No operation mode is selected (CAN module is in the initialization mode).
0 0 1 Normal operation mode
0 1 0
Normal operation mode with automatic block transmission function
(normal operation mode with ABT)
0 1 1 Receive-only mode
1 0 0 Single-shot mode
1 0 1 Self-test mode
Other than above Setting prohibited
Caution It may take time to change the mode to the initialization mode or power save mode.
Therefore, be sure to check if the mode has been successfully changed, by reading the
register value before executing the processing.
Remark The OPMODE0 to OPMODE2 bits are read-only in the CAN sleep mode or CAN stop mode.
(b) Write
Set CCERC Setting of CCERC bit
1 CCERC bit is set to 1.
Other than above CCERC bit is not changed.
Set AL Clear AL Setting of AL bit
0 1 AL bit is cleared to 0.
1 0 AL bit is set to 1.
Other than above AL bit is not changed.
Clear VALID Setting of VALID bit
0 VALID bit is not changed.
1 VALID bit is cleared to 0.
<R>
<R>
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
800
(4/4)
Set PSMODE0 Clear PSMODE0 Setting of PSMODE0 bit
0 1 PSMODE0 bit is cleared to 0.
1 0 PSMODE bit is set to 1.
Other than above PSMODE0 bit is not changed.
Set PSMODE1 Clear PSMODE1 Setting of PSMODE1 bit
0 1 PSMODE1 bit is cleared to 0.
1 0 PSMODE1 bit is set to 1.
Other than above PSMODE1 bit is not changed.
Set OPMODE0 Clear OPMODE0 Setting of OPMODE0 bit
0 1 OPMODE0 bit is cleared to 0.
1 0 OPMODE0 bit is set to 1.
Other than above OPMODE0 bit is not changed.
Set OPMODE1 Clear OPMODE1 Setting of OPMODE1 bit
0 1 OPMODE1 bit is cleared to 0.
1 0 OPMODE1 bit is set to 1.
Other than above OPMODE1 bit is not changed.
Set OPMODE2 Clear OPMODE2 Setting of OPMODE2 bit
0 1 OPMODE2 bit is cleared to 0.
1 0 OPMODE2 bit is set to 1.
Other than above OPMODE2 bit is not changed.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 801
(7) CAN0 module last error information register (C0LEC)
The C0LEC register provides the error information of the CAN protocol.
After reset: 00H R/W Address: 03FEC052H
7 6 5 4 3 2 1 0
C0LEC 0 0 0 0 0 LEC2 LEC1 LEC0
Remarks 1. The contents of the C0LEC register are not cleared when the CAN module changes from an
operation mode to the initialization mode.
2. If an attempt is made to write a value other than 00H to the C0LEC register by software, the
access is ignored.
LEC2 LEC1 LEC0 Last CAN protocol error information
0 0 0 No error
0 0 1 Stuff error
0 1 0 Form error
0 1 1 ACK error
1 0 0
Bit error. (The CAN module tried to transmit a recessive-level bit as part of a
transmit message (except the arbitration field), but the value on the CAN bus is a
dominant-level bit.)
1 0 1
Bit error. (The CAN module tried to transmit a dominant-level bit as part of a
transmit message, ACK bit, error frame, or overload frame, but the value on the
CAN bus is a recessive-level bit.)
1 1 0 CRC error
1 1 1 Undefined
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
802
(8) CAN0 module information register (C0INFO)
The C0INFO register indicates the status of the CAN module.
After reset: 00H R Address: 03FEC053H
7 6 5 4 3 2 1 0
C0INFO 0 0 0 BOFF TECS1 TECS0 RECS1 RECS0
BOFF Bus-off status bit
0 Not bus-off status (transmit error counter ≤ 255). (The value of the transmit counter is less than 256.)
1 Bus-off status (transmit error counter > 255). (The value of the transmit error counter is 256 or more.)
TECS1 TECS0 Transmission error counter status bit
0 0 The value of the transmission error counter is less than that of the warning level (< 96).
0 1 The value of the transmission error counter is in the range of the warning level (96 to 127).
1 0 Undefined
1 1
The value of the transmission error counter is in the range of the error passive or bus-off
status (≥ 128).
RECS1 RECS0 Reception error counter status bit
0 0 The value of the reception error counter is less than that of the warning level (< 96).
0 1 The value of the reception error counter is in the range of the warning level (96 to 127).
1 0 Undefined
1 1 The value of the reception error counter is in the error passive range (≥ 128).
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 803
(9) CAN0 module error counter register (C0ERC)
The C0ERC register indicates the count value of the transmission/reception error counter.
After reset: 0000H R Address: 03FEC054H
15 14 13 12 11 10 9 8
C0ERC REPS REC6 REC5 REC4 REC3 REC2 REC1 REC0
7 6 5 4 3 2 1 0
TEC7 TEC6 TEC5 TEC4 TEC3 TEC2 TEC1 TEC0
REPS Reception error passive status bit
0 The value of the reception error counter is not error passive (< 128)
1 The value of the reception error counter is in the error passive range (≥ 128)
REC6 to REC0 Reception error counter bit
0 to 127 Number of reception errors. These bits reflect the status of the reception error counter. The
number of errors is defined by the CAN protocol.
Remark The REC6 to REC0 bits of the reception error counter are invalid in the reception error passive
status (C0INFO.RECS1, C0INFO.RECS0 bit = 11B).
TEC7 to TEC0 Transmission error counter bit
0 to 255 Number of transmission errors. These bits reflect the status of the transmission error counter.
The number of errors is defined by the CAN protocol.
Remark The TEC7 to TEC0 bits of the transmission error counter are invalid in the bus-off status
(C0INFO.BOFF bit = 1).
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
804
(10) CAN0 module interrupt enable register (C0IE)
The C0IE register is used to enable or disable the interrupts of the CAN module.
(1/2)
After reset: 0000H R/W Address: 03FEC056H
(a) Read
15 14 13 12 11 10 9 8
C0IE 0 0 0 0 0 0 0 0
7 6 5 4 3 2 1 0
0 0 CIE5 CIE4 CIE3 CIE2 CIE1 CIE0
(b) Write
15 14 13 12 11 10 9 8
C0IE 0 0
Set
CIE5
Set
CIE4
Set
CIE3
Set
CIE2
Set
CIE1
Set
CIE0
7 6 5 4 3 2 1 0
0 0
Clear
CIE5
Clear
CIE4
Clear
CIE3
Clear
CIE2
Clear
CIE1
Clear
CIE0
(a) Read
CIE5 to CIE0 CAN module interrupt enable bit
0 Output of the interrupt corresponding to interrupt status register CINTSx is disabled.
1 Output of the interrupt corresponding to interrupt status register CINTSx is enabled.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 805
(2/2)
(b) Write
Set CIE5 Clear CIE5 Setting of CIE5 bit
0 1 CIE5 bit is cleared to 0.
1 0 CIE5 bit is set to 1.
Other than above CIE5 bit is not changed.
Set CIE4 Clear CIE4 Setting of CIE4 bit
0 1 CIE4 bit is cleared to 0.
1 0 CIE4 bit is set to 1.
Other than above CIE4 bit is not changed.
Set CIE3 Clear CIE3 Setting of CIE3 bit
0 1 CIE3 bit is cleared to 0.
1 0 CIE3 bit is set to 1.
Other than above CIE3 bit is not changed.
Set CIE2 Clear CIE2 Setting of CIE2 bit
0 1 CIE2 bit is cleared to 0.
1 0 CIE2 bit is set to 1.
Other than above CIE2 bit is not changed.
Set CIE1 Clear CIE1 Setting of CIE1 bit
0 1 CIE1 bit is cleared to 0.
1 0 CIE1 bit is set to 1.
Other than above CIE1 bit is not changed.
Set CIE0 Clear CIE0 Setting of CIE0 bit
0 1 CIE0 bit is cleared to 0.
1 0 CIE0 bit is set to 1.
Other than above CIE0 bit is not changed.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
806
(11) CAN0 module interrupt status register (C0INTS)
The C0INTS register indicates the interrupt status of the CAN module.
After reset: 0000H R/W Address: 03FEC058H
(a) Read
15 14 13 12 11 10 9 8
C0INTS 0 0 0 0 0 0 0 0
7 6 5 4 3 2 1 0
0 0 CINTS5 CINTS4 CINTS3 CINTS2 CINTS1 CINTS0
(b) Write
15 14 13 12 11 10 9 8
C0INTS 0 0 0 0 0 0 0 0
7 6 5 4 3 2 1 0
0 0
Clear
CINTS5
Clear
CINTS4
Clear
CINTS3
Clear
CINTS2
Clear
CINTS1
Clear
CINTS0
(a) Read
CINTS5 to CINTS0 CAN interrupt status bit
0 No related interrupt source event is generated.
1 A related interrupt source event is generated.
Interrupt status bit Related interrupt source event
CINTS5 Wakeup interrupt from CAN sleep modeNote
CINTS4 Arbitration loss interrupt
CINTS3 CAN protocol error interrupt
CINTS2 CAN error status interrupt
CINTS1 Interrupt on completion of reception of valid message frame to message buffer m
CINTS0 Interrupt on normal completion of transmission of message frame from message buffer m
Note The CINTS5 bit is set (1) only when the CAN module is woken up from the CAN sleep mode by a
CAN bus operation. The CINTS5 bit is not set (1) when the CAN sleep mode has been released by
software.
(b) Write
Clear
CINTS5 to CINTS0
Setting of CINTS5 to CINTS0 bits
0 CINTS5 to CINTS0 bits are not changed.
1 CINTS5 to CINTS0 bits are cleared to 0.
Caution The status bit of this register is not automatically cleared. Clear it (0) by software if each
status must be checked in the interrupt servicing.
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 807
(12) CAN0 module bit rate prescaler register (C0BRP)
The C0BRP register is used to select the CAN protocol layer base clock (fTQ). The communication baud rate
is set to the C0BTR register.
After reset: FFH R/W Address: 03FEC05AH
7 6 5 4 3 2 1 0
C0BRP TQPRS7 TQPRS6 TQPRS5 TQPRS4 TQPRS3 TQPRS2 TQPRS1 TQPRS0
TQPRS7 to TQPRS0 CAN protocol layer base system clock (fTQ)
0 fCANMOD/1
1 fCANMOD/2
n fCANMOD/(n+1)
: :
255 fCANMOD/256 (default value)
Figure 19-23. CAN Module Clock
CCP
3
CCP2
Prescaler
CAN0 module bit-rate prescaler register (C0BRP)
CAN0 global clock selection register
(C0GMCS)
Baud rate generator CAN0 bit-rate
register (C0BTR)
CCP1 CCP0
TQPRS0
fCAN fCANMOD fTQ
0
00
0
TQPRS1
TQPRS2
TQPRS3TQPRS4TQPRS5
TQPRS6TQPRS7
Remark fCAN: Clock supplied to CAN = fXX
f
CANMOD: CAN module system clock
f
TQ: CAN protocol layer basic system clock
Caution The C0BRP register can be write-accessed only in the initialization mode.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
808
(13) CAN0 module bit rate register (C0BTR)
The C0BTR register is used to control the data bit time of the communication baud rate.
Figure 19-24. Data Bit Time
Data bit time (DBT)
Time segment 1 (TSEG1)
Phase segment 2
Phase segment 1
Sample point (SPT)
Prop segmentSync segment
Time segment 2
(TSEG2)
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 809
After reset: 370FH R/W Address: 03FEC05CH
15 14 13 12 11 10 9 8
C0BTR 0 0 SJW1 SJW0 0 TSEG22 TSEG21 TSEG20
7 6 5 4 3 2 1 0
0 0 0 0 TSEG13 TSEG12 TSEG11 TSEG10
SJW1 SJW0 Length of synchronization jump width
0 0 1TQ
0 1 2TQ
1 0 3TQ
1 1 4TQ (default value)
TSEG22 TSEG21 TSEG20 Length of time segment 2
0 0 0 1TQ
0 0 1 2TQ
0 1 0 3TQ
0 1 1 4TQ
1 0 0 5TQ
1 0 1 6TQ
1 1 0 7TQ
1 1 1 8TQ (default value)
TSEG13 TSEG12 TSEG11 TSEG10 Length of time segment 1
0 0 0 0 Setting prohibited
0 0 0 1 2TQNote
0 0 1 0 3TQNote
0 0 1 1 4TQ
0 1 0 0 5TQ
0 1 0 1 6TQ
0 1 1 0 7TQ
0 1 1 1 8TQ
1 0 0 0 9TQ
1 0 0 1 10TQ
1 0 1 0 11TQ
1 0 1 1 12TQ
1 1 0 0 13TQ
1 1 0 1 14TQ
1 1 1 0 15TQ
1 1 1 1 16TQ (default value)
Note This setting must not be made when the C0BRP register = 00H.
Remark TQ = 1/fTQ (fTQ: CAN protocol layer basic system clock)
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
810
(14) CAN0 module last in-pointer register (C0LIPT)
The C0LIPT register indicates the number of the message buffer in which a data frame or a remote frame
was last stored.
After reset: Undefined R Address: 03FEC05EH
7 6 5 4 3 2 1 0
C0LIPT LIPT7 LIPT6 LIPT5 LIPT4 LIPT3 LIPT2 LIPT1 LIPT0
LIPT7 to LIPT0 Last in-pointer register (C0LIPT)
0 to 31 When the C0LIPT register is read, the contents of the element indexed by the last in-pointer
(LIPT) of the receive history list are read. These contents indicate the number of the message
buffer in which a data frame or a remote frame was last stored.
Remark The read value of the C0LIPT register is undefined if a data frame or a remote frame has never
been stored in the message buffer. If the C0RGPT.RHPM bit is set to 1 after the CAN module
has changed from the initialization mode to an operation mode, therefore, the read value of the
C0LIPT register is undefined.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 811
(15) CAN0 module receive history list register (C0RGPT)
The C0RGPT register is used to read the receive history list.
After reset: xx02H R/W Address: 03FEC060H
(a) Read
15 14 13 12 11 10 9 8
C0RGPT RGPT7 RGPT6 RGPT5 RGPT4 RGPT3 RGPT2 RGPT1 RGPT0
7 6 5 4 3 2 1 0
0 0 0 0 0 0 RHPM ROVF
(b) Write
15 14 13 12 11 10 9 8
C0RGPT 0 0 0 0 0 0 0 0
7 6 5 4 3 2 1 0
0 0 0 0 0 0 0
Clear
ROVF
(a) Read
RGPT7 to RGPT0 Receive history list read pointer
0 to 31 When the C0RGPT register is read, the contents of the element indexed by the receive history list
get pointer (RGPT) of the receive history list are read. These contents indicate the number of the
message buffer in which a data frame or a remote frame has been stored.
RHPMNote 1 Receive history list pointer match
0 The receive history list has at least one message buffer number that has not been read.
1 The receive history list has no message buffer numbers that have not been read.
ROVFNote 2 Receive history list overflow bit
0 All the message buffer numbers that have not been read are preserved. All the numbers of the
message buffers in which a new data frame or remote frame has been received and stored are recorded
to the receive history list (the receive history list has a vacant element).
1 At least 23 entries have been stored since the host processor serviced the RHL last time (i.e. read
C0RGPT). The first 22 entries are sequentially stored whereas the last entry might have been
overwritten by newly received messages a number of times because all buffer numbers are stored at
position LIPT-1 when the ROVF bit is set to 1. As a consequence receptions cannot be completely
recovered in the order that they were received.
Notes 1. The read value of the RGPT0 to RGPT7 bits is invalid when the RHPM bit = 1.
2. If all the receive history is read by the C0RGPT register while the ROVF bit is set (1), the RHPM
bit is not cleared (0) but kept set (1) even if newly received data is stored.
(b) Write
Clear ROVF Setting of ROVF bit
0 ROVF bit is not changed.
1 ROVF bit is cleared to 0.
<R>
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
812
(16) CAN0 module last out-pointer register (C0LOPT)
The C0LOPT register indicates the number of the message buffer to which a data frame or a remote frame
was transmitted last.
After reset: Undefined R Address: 03FEC062H
7 6 5 4 3 2 1 0
C0LOPT LOPT7 LOPT6 LOPT5 LOPT4 LOPT3 LOPT2 LOPT1 LOPT0
LOPT7 to LOPT0 Last out-pointer of transmit history list (LOPT)
0 to 31 When the C0LOPT register is read, the contents of the element indexed by the last out-pointer
(LOPT) of the receive history list are read. These contents indicate the number of the message
buffer to which a data frame or a remote frame was transmitted last.
Remark The value read from the C0LOPT register is undefined if a data frame or remote frame has never
been transmitted from a message buffer. If the C0TGPT.THPM bit is set to 1 after the CAN
module has changed from the initialization mode to an operation mode, therefore, the read value
of the C0LOPT register is undefined.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 813
(17) CAN0 module transmit history list register (C0TGPT)
The C0TGPT register is used to read the transmit history list.
After reset: xx02H R/W Address: 03FEC064H
(a) Read
15 14 13 12 11 10 9 8
C0TGPT TGPT7 TGPT6 TGPT5 TGPT4 TGPT3 TGPT2 TGPT1 TGPT0
7 6 5 4 3 2 1 0
0 0 0 0 0 0 THPM TOVF
(b) Write
15 14 13 12 11 10 9 8
C0TGPT 0 0 0 0 0 0 0 0
7 6 5 4 3 2 1 0
0 0 0 0 0 0 0
Clear
TOVF
(a) Read
TGPT7 to TGPT0 Transmit history list read pointer
0 to 31 When the C0TGPT register is read, the contents of the element indexed by the read pointer
(TGPT) of the transmit history list are read. These contents indicate the number of the message
buffer to which a data frame or a remote frame was transmitted last.
THPMNote 1 Transmit history pointer match
0 The transmit history list has at least one message buffer number that has not been read.
1 The transmit history list has no message buffer numbers that have not been read.
TOVFNote 2 Transmit history list overflow bit
0 All the message buffer numbers that have not been read are preserved. All the numbers of the
message buffers to which a new data frame or remote frame has been transmitted are recorded
to the transmit history list (the transmit history list has a vacant element).
1 At least 7 entries have been stored since the host processor serviced the THL last time (i.e. read
C0TGPT). The first 6 entries are sequentially stored whereas the last entry might have been
overwritten by newly transmitted messages a number of times because all buffer numbers are
stored at position LOPT-1 when TOVF bit is set to 1. As a consequence receptions cannot be
completely recovered in the order that they were received.
Notes 1. The read value of the TGPT0 to TGPT7 bits is invalid when the THPM bit = 1.
2. If all the transmit history is read by the C0TGPT register while the TOVF bit is set (1), the THPM
bit is not cleared (0) but kept set (1), even if transmission of new data has been completed.
Remark Transmission from message buffers 0 to 7 is not recorded to the transmit history list in the normal
operation mode with ABT.
(b) Write
Clear TOVF Setting of TOVF bit
0 TOVF bit is not changed.
1 TOVF bit is cleared to 0.
<R>
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
814
(18) CAN0 module time stamp register (C0TS)
The C0TS register is used to control the time stamp function.
(1/2)
After reset: 0000H R/W Address: 03FEC066H
(a) Read
15 14 13 12 11 10 9 8
C0TS 0 0 0 0 0 0 0 0
7 6 5 4 3 2 1 0
0 0 0 0 0 TSLOCK TSSEL TSEN
(b) Write
15 14 13 12 11 10 9 8
C0TS 0 0 0 0 0
Set
TSLOCK
Set
TSSEL
Set
TSEN
7 6 5 4 3 2 1 0
0 0 0 0 0
Clear
TSLOCK
Clear
TSSEL
Clear
TSEN
Remark The lock function of the time stamp functions must not be used when the CAN module is in the
normal operation mode with ABT.
(a) Read
TSLOCK Time stamp lock function enable bit
0 Time stamp lock function stopped.
The TSOUT signal toggles each time the selected time stamp capture event occurs.
1
Time stamp lock function enabled.
The TSOUT signal toggles each time the selected time stamp capture event occurred. However, the
TSOUT output signal is locked when a data frame has been correctly received to message buffer
0Note.
Note The TSEN bit is automatically cleared to 0.
TSSEL Time stamp capture event selection bit
0 The time stamp capture event is SOF.
1 The time stamp capture event is the last bit of EOF.
TSEN TSOUT operation setting bit
0 TSOUT toggle operation is disabled.
1 TSOUT toggle operation is enabled.
Remark The TSOUT signal is output from the CAN controller to a timer. For details, refer to CHAPTER 7
16-BIT TIMER/EVENT COUNTER P (TMP).
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 815
(2/2)
(b) Write
Set TSLOCK Clear TSLOCK Setting of TSLOCK bit
0 1 TSLOCK bit is cleared to 0.
1 0 TSLOCK bit is set to 1.
Other than above TSLOCK bit is not changed.
Set TSSEL Clear TSSEL Setting of TSSEL bit
0 1 TSSEL bit is cleared to 0.
1 0 TSSEL bit is set to 1.
Other than above TSSEL bit is not changed.
Set TSEN Clear TSEN Setting of TSEN bit
0 1 TSEN bit is cleared to 0.
1 0 TSEN bit is set to 1.
Other than above TSEN bit is not changed.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
816
(19) CAN0 message data byte register (C0MDATAxm, C0MDATAym) (x = 0 to 7, y = 01, 23, 45, 67)
The C0MDATAxm register is used to store the data of a transmit/receive message, and can be accessed in
8-bit unit.
The C0MDATAxm register can be accessed in 16-bit units by the C0MDATAym register.
(1/2)
After reset: Undefined R/W Address: See Table 19-16.
15 14 13 12 11 10 9 8
C0MDATA01m MDATA01
15
MDATA01
14
MDATA01
13
MDATA01
12
MDATA01
11
MDATA01
10
MDATA01
9
MDATA01
8
7 6 5 4 3 2 1 0
MDATA01
7
MDATA01
6
MDATA01
5
MDATA01
4
MDATA01
3
MDATA01
2
MDATA01
1
MDATA01
0
7 6 5 4 3 2 1 0
C0MDATA0m MDATA0
7
MDATA0
6
MDATA0
5
MDATA0
4
MDATA0
3
MDATA0
2
MDATA0
1
MDATA0
0
7 6 5 4 3 2 1 0
C0MDATA1m MDATA1
7
MDATA1
6
MDATA1
5
MDATA1
4
MDATA1
3
MDATA1
2
MDATA1
1
MDATA1
0
15 14 13 12 11 10 9 8
C0MDATA23m MDATA23
15
MDATA23
14
MDATA23
13
MDATA23
12
MDATA23
11
MDATA23
10
MDATA23
9
MDATA23
8
7 6 5 4 3 2 1 0
MDATA23
7
MDATA23
6
MDATA23
5
MDATA23
4
MDATA23
3
MDATA23
2
MDATA23
1
MDATA23
0
7 6 5 4 3 2 1 0
C0MDATA2m MDATA2
7
MDATA2
6
MDATA2
5
MDATA2
4
MDATA2
3
MDATA2
2
MDATA2
1
MDATA2
0
7 6 5 4 3 2 1 0
C0MDATA3m MDATA3
7
MDATA3
6
MDATA3
5
MDATA3
4
MDATA3
3
MDATA3
2
MDATA3
1
MDATA3
0
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 817
(2/2)
15 14 13 12 11 10 9 8
C0MDATA45m MDATA45
15
MDATA45
14
MDATA45
13
MDATA45
12
MDATA45
11
MDATA45
10
MDATA45
9
MDATA45
8
7 6 5 4 3 2 1 0
MDATA45
7
MDATA45
6
MDATA45
5
MDATA45
4
MDATA45
3
MDATA45
2
MDATA45
1
MDATA45
0
7 6 5 4 3 2 1 0
C0MDATA4m MDATA4
7
MDATA4
6
MDATA4
5
MDATA4
4
MDATA4
3
MDATA4
2
MDATA4
1
MDATA4
0
7 6 5 4 3 2 1 0
C0MDATA5m MDATA5
7
MDATA5
6
MDATA5
5
MDATA5
4
MDATA5
3
MDATA5
2
MDATA5
1
MDATA5
0
15 14 13 12 11 10 9 8
C0MDATA67m MDATA67
15
MDATA67
14
MDATA67
13
MDATA67
12
MDATA67
11
MDATA67
10
MDATA67
9
MDATA67
8
7 6 5 4 3 2 1 0
MDATA67
7
MDATA67
6
MDATA67
5
MDATA67
4
MDATA67
3
MDATA67
2
MDATA67
1
MDATA67
0
7 6 5 4 3 2 1 0
C0MDATA6m MDATA6
7
MDATA6
6
MDATA6
5
MDATA6
4
MDATA6
3
MDATA6
2
MDATA6
1
MDATA6
0
7 6 5 4 3 2 1 0
C0MDATA7m MDATA7
7
MDATA7
6
MDATA7
5
MDATA7
4
MDATA7
3
MDATA7
2
MDATA7
1
MDATA7
0
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
818
(20) CAN0 message data length register m (C0MDLCm)
The C0MDLCm register is used to set the number of bytes of the data field of a message buffer.
After reset: 0000xxxxB R/W Address: See Table 19-16.
7 6 5 4 3 2 1 0
C0MDLCm 0 0 0 0 MDLC3 MDLC2 MDLC1 MDLC0
MDLC3 MDLC2 MDLC1 MDLC0 Data length of transmit/receive message
0 0 0 0 0 bytes
0 0 0 1 1 byte
0 0 1 0 2 bytes
0 0 1 1 3 bytes
0 1 0 0 4 bytes
0 1 0 1 5 bytes
0 1 1 0 6 bytes
0 1 1 1 7 bytes
1 0 0 0 8 bytes
1 0 0 1
1 0 1 0
1 0 1 1
1 1 0 0
1 1 0 1
1 1 1 0
1 1 1 1
Setting prohibited
(If these bits are set during transmission, 8-byte data is transmitted
regardless of the set DLC value when a data frame is transmitted.
However, the DLC actually transmitted to the CAN bus is the DLC
value set to this register.)Note
Note The data and DLC value actually transmitted to CAN bus are as follows.
Type of transmit frame Length of transmit data DLC transmitted
Data frame Number of bytes specified by DLC
(However, 8 bytes if DLC ≥ 8)
Remote frame 0 bytes
MDLC3 to MDLC0 bits
Cautions 1. Be sure to set bits 7 to 4 to 0000B.
2. Receive data is stored in as many C0MDATAxm register as the number of bytes
(however, the upper limit is 8) corresponding to DLC of receive frame. The
C0MDATAxm register in which no data is stored is undefined.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 819
(21) CAN0 message configuration register m (C0MCONFm)
The C0MCONFm register is used to specify the type of the message buffer and to set a mask.
(1/2)
After reset: Undefined R/W Address: See Table 19-16.
7 6 5 4 3 2 1 0
C0MCONFm OWS RTR MT2 MT1 MT0 0 0 MA0
OWS Overwrite control bit
0 The message bufferNote that has already received a data frame is not overwritten by a newly received
data frame. The newly received data frame is discarded.
1 The message buffer that has already received a data frame is overwritten by a newly received data
frame.
Note The “message buffer that has already received a data frame” is a receive message buffer whose the
C0MCTRLm.DN bit has been set to 1.
Remark A remote frame is received and stored, regardless of the setting of the OWS and DN bits. A
remote frame that satisfies the other conditions (ID matches, the RTR bit = 0, the
C0MCTRLm.TRQ bit = 0) is always received and stored in the corresponding message buffer
(interrupt generated, DN flag set, the C0MDLCm.MDLC0 to C0MDLCm.MDLC3 bits updated,
and recorded to the receive history list).
RTR Remote frame request bitNote
0 Transmit a data frame.
1 Transmit a remote frame.
Note The RTR bit specifies the type of message frame that is transmitted from a message buffer defined
as a transmit message buffer. Even if a valid remote frame has been received, the RTR bit of the
transmit message buffer that has received the frame remains cleared to 0. Even if a remote frame
whose ID matches has been received from the CAN bus with the RTR bit of the transmit message
buffer set to 1 to transmit a remote frame, that remote frame is not received or stored (interrupt
generated, DN flag set, the MDLC0 to MDLC3 bits updated, and recorded to the receive history list).
MT2 MT1 MT0 Message buffer type setting bit
0 0 0 Transmit message buffer
0 0 1 Receive message buffer (no mask setting)
0 1 0 Receive message buffer (mask 1 set)
0 1 1 Receive message buffer (mask 2 set)
1 0 0 Receive message buffer (mask 3 set)
1 0 1 Receive message buffer (mask 4 set)
Other than above Setting prohibited
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
820
(2/2)
MA0 Message buffer assignment bit
0 Message buffer not used.
1 Message buffer used.
Caution Be sure to write 0 to bits 2 and 1.
(22) CAN0 message ID register m (C0MIDLm, C0MIDHm)
The C0MIDLm and C0MIDHm registers are used to set an identifier (ID).
After reset: Undefined R/W Address: See Table 19-16.
15 14 13 12 11 10 9 8
C0MIDLm ID15 ID14 ID13 ID12 ID11 ID10 ID9 ID8
7 6 5 4 3 2 1 0
ID7 ID6 ID5 ID4 ID3 ID2 ID1 ID0
15 14 13 12 11 10 9 8
C0MIDHm IDE 0 0 ID28 ID27 ID26 ID25 ID24
7 6 5 4 3 2 1 0
ID23 ID22 ID21 ID20 ID19 ID18 ID17 ID16
IDE Format mode specification bit
0 Standard format mode (ID28 to ID18: 11 bits)Note
1 Extended format mode (ID28 to ID0: 29 bits)
Note The ID17 to ID0 bits are not used.
ID28 to ID0 Message ID
ID28 to ID18 Standard ID value of 11 bits (when IDE = 0)
ID28 to ID0 Extended ID value of 29 bits (when IDE = 1)
Cautions 1 Be sure to write 0 to bits 14 and 13 of the C0MIDHm register.
2. Be sure to arrange the ID values to be registered in accordance with the bit positions
of this register. For the standard ID, shift the bit positions of ID28 to ID18 of the ID
value.
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 821
(23) CAN0 message control register m (C0MCTRLm)
The C0MCTRLm register is used to control the operation of the message buffer.
(1/3)
After reset: 00x000000
000xx000B
R/W Address: See Table 19-16.
(a) Read
15 14 13 12 11 10 9 8
C0MCTRLm 0 0 MUC 0 0 0 0 0
7 6 5 4 3 2 1 0
0 0 0 MOW IE DN TRQ RDY
(b) Write
15 14 13 12 11 10 9 8
C0MCTRLm 0 0 0 0 Set
IE
0 Set
TRQ
Set
RDY
7 6 5 4 3 2 1 0
0 0 0
Clear
MOW
Clear
IE
Clear
DN
Clear
TRQ
Clear
RDY
(a) Read
MUCNote Bit indicating that message buffer data is being updated
0 The CAN module is not updating the message buffer (reception and storage).
1 The CAN module is updating the message buffer (reception and storage).
Note The MUC bit is undefined until the first reception and storage is performed.
MOW Message buffer overwrite status bit
0 The message buffer is not overwritten by a newly received data frame.
1 The message buffer is overwritten by a newly received data frame.
Remark The MOW bit is not set to 1 even if a remote frame is received and stored in the transmit
message buffer with the DN bit = 1.
IE Message buffer interrupt request enable bit
0 Receive message buffer: Valid message reception completion interrupt disabled.
Transmit message buffer: Normal message transmission completion interrupt disabled.
1 Receive message buffer: Valid message reception completion interrupt enabled.
Transmit message buffer: Normal message transmission completion interrupt enabled.
DN Message buffer data update bit
0 A data frame or remote frame is not stored in the message buffer.
1 A data frame or remote frame is stored in the message buffer.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
822
(2/3)
TRQ Message buffer transmission request bit
0 No message frame transmitting request that is pending or being transmitted is in the message buffer.
1 The message buffer is holding transmission of a message frame pending or is transmitting a message
frame.
Caution Do not set the TRQ bit and RDY bit to 1 at the same time. Be sure to set the RDY bit to 1
before setting the TRQ bit to 1.
RDY Message buffer ready bit
0 The message buffer can be written by software. The CAN module cannot write to the message buffer.
1 Writing the message buffer by software is ignored (except a write access to the RDY, TRQ, DN, and MOW
bits). The CAN module can write to the message buffer.
Cautions 1. Do not clear (0) the RDY bit during message transmission. Follow transmission abort
procedures in order to clear the RDY bit for redefinition.
2. If the RDY bit is not cleared (0) even when the processing to clear it is executed,
execute the clearing processing again.
3. Confirm, by reading the RDY bit again, that the RDY bit has been cleared (0) before
writing data to the message buffer.
However, it is unnecessary to confirm that the TRQ or RDY bit has been set (1) or that
the DN or MOW bit has been cleared (0).
(b) Write
Clear MOW Setting of MOW bit
0 MOW bit is not changed.
1 MOW bit is cleared to 0.
Set IE Clear IE Setting of IE bit
0 1 IE bit is cleared to 0.
1 0 IE bit is set to 1.
Other than above IE bit is not changed.
Caution Be sure to set the IE and RDY bits separately.
Clear DN Setting of DN bit
1 DN bit is cleared to 0.
0 DN bit is not changed.
Caution Do not set the DN bit to 1 by software. Be sure to write 0 to bit 10.
<R>
<R>
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 823
(3/3)
Set TRQ Clear TRQ Setting of TRQ bit
0 1 TRQ bit is cleared to 0.
1 0 TRQ bit is set to 1.
Other than above TRQ bit is not changed.
Caution Even if the TRQ bit is set (1), transmission may not be immediately executed depending
on the situation such as when a message is received from another node or when a
message is transmitted from the message buffer.
Transmission under execution is not terminated midway even if the TRQ bit is cleared.
Transmission is continued until it is completed (regardless of whether it is executed
successfully or fails).
Set RDY Clear RDY Setting of RDY bit
0 1 RDY bit is cleared to 0.
1 0 RDY bit is set to 1.
Other than above RDY bit is not changed.
Caution Be sure to set the TRQ and RDY bits separately.
<R>
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
824
19.7 Bit Set/Clear Function
The CAN control registers include registers whose bits can be set or cleared via the CPU and via the CAN
interface. An operation error occurs if the following registers are written directly. Do not write any values directly via
bit manipulation, read/modify/write, or direct writing of target values.
• CAN0 global control register (C0GMCTRL)
• CAN0 global automatic block transmission control register (C0GMABT)
• CAN0 module control register (C0CTRL)
• CAN0 module interrupt enable register (C0IE)
• CAN0 module interrupt status register (C0INTS)
• CAN0 module receive history list register (C0RGPT)
• CAN0 module transmit history list register (C0TGPT)
• CAN0 module time stamp register (C0TS)
• CAN0 message control register (C0MCTRLm)
Remark m = 00 to 31
All the 16 bits in the above registers can be read via the usual method. Use the procedure described in Figure 19-
25 below to set or clear the lower 8 bits in these registers.
Setting or clearing of lower 8 bits in the above registers is performed in combination with the higher 8 bits (see the
bit status after set/clear operation is specified in Figure 19-26). Figure 19-25 shows how the values of set bits or clear
bits relate to set/clear/no change operations in the corresponding register.
Figure 19-25. Example of Bit Setting/Clearing Operations
0000000011010001
0000101111011000
set00001011
0000000000000011
clear
11011000
Set
No change
Clear
Bit status
Register’s current value
Write value
Register’s value after
write operation
Clear
Clear
No change
No change
Set
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 825
Figure 19-26. Bit Status After Bit Setting/Clearing Operations
Set 7
Clear 7 Clear 6 Clear 5 Clear 4 Clear 3 Clear 2 Clear 1 Clear 0
Set 6 Set 5 Set 4 Set 3 Set 2 Set 1 Set 0
Set n
0
0
1
1
Clear n
0
1
0
1
Status of bit n after bit set/clear operation
No change
0
1
No change
Remark n = 0 to 7
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
826
19.8 CAN Controller Initialization
19.8.1 Initialization of CAN module
Before CAN module operation is enabled, the CAN module system clock needs to be determined by setting the
C0GMCS.CCP0 to C0GMCS.CCP3 bits by software. Do not change the setting of the CAN module system clock
after CAN module operation is enabled.
The CAN module is enabled by setting the C0GMCTRL.GOM bit.
For the procedure of initializing the CAN module, see 19.16 Operation of CAN Controller.
19.8.2 Initialization of message buffer
After the CAN module is enabled, the message buffers contain undefined values. A minimum initialization for all
the message buffers, even for those not used in the application, is necessary before switching the CAN module from
the initialization mode to one of the operation modes.
• Clear the C0MCTRLm.RDY, C0MCTRLm.TRQ, and C0MCTRLm.DN bits to 0.
• Clear the C0MCONFm.MA0 bit to 0.
Remark m = 00 to 31
19.8.3 Redefinition of message buffer
Redefining a message buffer means changing the ID and control information of the message buffer while a
message is being received or transmitted, without affecting other transmission/reception operations.
(1) To redefine message buffer in initialization mode
Place the CAN module in the initialization mode once and then change the ID and control information of the
message buffer in the initialization mode. After changing the ID and control information, set the CAN module
to an operation mode.
(2) To redefine message buffer during reception
Perform redefinition as shown in Figure 19-39.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 827
(3) To redefine message buffer during transmission
To rewrite the contents of a transmit message buffer to which a transmission request has been set, perform
transmission abort processing (see 19.10.4 (1) Transmission abort process other than in normal
operation mode with automatic block transmission (ABT), 19.10.4 (2) Transmission abort process
except for ABT transmission in normal operation mode with automatic block transmission (ABT).
Confirm that transmission has been aborted or completed, and then redefine the message buffer. After
redefining the transmit message buffer, set a transmission request using the procedure described below.
When setting a transmission request to a message buffer that has been redefined without aborting the
transmission in progress, however, the 1-bit wait time is not necessary.
Figure 19-27. Setting Transmission Request (TRQ) to Transmit Message Buffer After Redefinition
Execute
transmission?
Wait for a period of 1 CAN data bit.
Set TRQ bit
Set TRQ bit = 1
Clear TRQ bit = 0
Yes
No
Redefinition completed
END
Cautions 1. When a message is received, reception filtering is performed in accordance with the ID and
mask set to each receive message buffer. If the procedure in Figure 19-39 is not observed,
the contents of the message buffer after it has been redefined may contradict the result of
reception (result of reception filtering). If this happens, check that the ID and IDE received
first and stored in the message buffer following redefinition are those stored after the
message buffer has been redefined. If no ID and IDE are stored after redefinition, redefine the
message buffer again.
2. When a message is transmitted, the transmission priority is checked in accordance with the
ID, IDE, and RTR bits set to each transmit message buffer to which a transmission request
was set. The transmit message buffer having the highest priority is selected for
transmission. If the procedure in Figure 19-27 is not observed, a message with an ID not
having the highest priority may be transmitted after redefinition.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
828
19.8.4 Transition from initialization mode to operation mode
The CAN module can be switched to the following operation modes.
• Normal operation mode
• Normal operation mode with ABT
• Receive-only mode
• Single-shot mode
• Self-test mode
Figure 19-28. Transition to Operation Modes
CAN module
channel invalid
[Receive-only mode]
OPMODE[2:0]=03H
OPMODE[2:0] = 00H
and CAN bus is busy.
OPMODE[2:0] = 03H [Single-shot mode]
OPMODE[2:0]=04H
OPMODE[2:0] = 04H
OPMODE[2:0] = 05H
INIT mode
OPMODE[2:0] = 00H
EFSD = 1
and GOM = 0
All CAN modules are
in INIT mode and GOM = 0
GOM = 1
RESET
RESET released
[Normal operation
mode with ABT]
OPMODE[2:0]=02H
OPMODE[2:0] = 00H
and CAN bus is busy.
OPMODE[2:0] = 00H
and interframe space
OPMODE[2:0] = 02H
OPMODE[2:0] = 01H
OPMODE[2:0] = 00H
and CAN bus is busy.
[Normal operation
mode]
OPMODE[2:0]=01H
OPMODE[2:0] = 00H
and CAN bus is busy.
OPMODE[2:0] = 00H
and interframe space
OPMODE[2:0] = 00H
and interframe space
OPMODE[2:0] = 00H
and interframe space
OPMODE[2:0] = 00H
and interframe space
OPMODE[2:0] = 00H
and CAN bus is busy.
[Self-test mode]
OPMODE[2:0]=05H
The transition from the initialization mode to an operation mode is controlled by the C0CTRL.OPMODE2 to
C0CTRL.OPMODE0 bits.
Changing from one operation mode into another requires shifting to the initialization mode in between. Do not
change one operation mode to another directly; otherwise the operation will not be guaranteed.
Requests for transition from an operation mode to the initialization mode are held pending when the CAN bus is not
in the interframe space (i.e., frame reception or transmission is in progress), and the CAN module enters the
initialization mode at the first bit in the interframe space (the values of the OPMODE2 to OPMODE0 bits are changed
to 000B). After issuing a request to change the mode to the initialization mode, read the OPMODE2 to OPMODE0
bits until their values become 000B to confirm that the module has entered the initialization mode (see Figure 19-37).
19.8.5 Resetting error counter C0ERC of CAN module
If it is necessary to reset the C0ERC and C0INFO registers when re-initialization or forced recovery from the bus-
off status is made, set the C0CTRL.CCERC bit to 1 in the initialization mode. When this bit is set to 1, the C0ERC
and C0INFO registers are cleared to their default values.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 829
19.9 Message Reception
19.9.1 Message reception
All buffers satisfying the following conditions are searched in all the message buffer areas in all the operation
modes in order to store newly receive messages.
• Used as a message buffer
(C0MCONFm.MA0 bit is set to 1.)
• Set as a receive message buffer
(C0MCONFm.MT2 to C0MCONFm.MT0 bits are set to 001B, 010B, 011B, 100B, or 101B.)
• Ready for reception
(C0MCTRLm.RDY bit is set to 1.)
Remark m = 00 to 31
When two or more message buffers of the CAN module receive a message, the message is stored according to
the priority explained below. The message is always stored in the message buffer with the highest priority, not in a
message buffer with a low priority. For example, when an unmasked receive message buffer and a receive message
buffer linked to mask 1 have the same ID, the received message is not stored in the message buffer linked to mask 1
that has not received a message, even if a message has already been received in the unmasked receive message
buffer. In other words, when a condition has been set to store a message in two or more message buffers with
different priorities, the message buffer with the highest priority always stores the message; the message is not stored
in message buffers with a lower priority. This also applies when the message buffer with the highest priority is unable
to receive and store a message (i.e., when the DN bit = 1 indicating that a message has already been received, but
rewriting is disabled because the OWS bit = 0). In this case, the message is not actually received and stored in the
candidate message buffer with the highest priority, but neither is it stored in a message buffer with a lower priority.
Priority Storing Condition If Same ID Is Set
DN bit = 0 1 (high) Unmasked message buffer
DN bit = 1 and OWS bit = 1
DN bit = 0 2 Message buffer linked to mask 1
DN bit = 1 and OWS bit = 1
DN bit = 0 3 Message buffer linked to mask 2
DN bit = 1 and OWS bit = 1
DN bit = 0 4 Message buffer linked to mask 3
DN bit = 1 and OWS bit = 1
DN bit = 0 5 (low) Message buffer linked to mask 4
DN bit = 1 and OWS bit = 1
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
830
19.9.2 Reading reception data
If it is necessary to consistently read data from the CAN message buffer by software, follow the recommended
procedures shown in Figures 19-49 and 19-50.
While receiving a message, the CAN module sets the C0MCTRLm.DN bit two times, at the beginning of the
processing to store data in the message buffer and at the end of this storing processing. During this storing
processing, the C0MCTRLm.MUC bit of the message buffer is set (1) (refer to Figure 19-29).
Before the data is completely stored, the receive history list is written. During this data storing period (MUC bit =
1), the CPU is prohibited from rewriting the C0MCTRLm.RDY bit of the message buffer in which the data is to be
stored. Completion of this data storing processing may be delayed by a CPU’s access to any message buffer.
Remark m = 0 to 31
Figure 19-29. DN and MUC Bit Setting Period (in Standard ID Format)
SOF
(1)
ID
IDE
RTR
R0
DLC DATA0-DATA7 CRC ACK EOF
CAN standard
ID format
(11) (1)(1) (1) (4) (0-64) (16) (2)
Recessive
Dominant
DN bit
MUC bit
Message stored
DATA, DLC, ID → Message buffer
(7)
The DN bit is set (1) and the
MUC bit is cleared (0) at the
same time.
C0INTS.CINTS1
bit
The DN and MUC bits are
set (1) at the same time.
IFS
INTC0REC
signal
Operation of CAN controller
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 831
19.9.3 Receive history list function
The receive history list (RHL) function records in the receive history list the number of the receive message buffer
in which each data frame or remote frame was received and stored. The RHL consists of storage elements equivalent
to up to 23 messages, the last in-message pointer (LIPT) with the corresponding C0LIPT register and the receive
history list get pointer (RGPT) with the corresponding C0RGPT register.
The RHL is undefined immediately after the transition of the CAN module from the initialization mode to one of the
operation modes.
The C0LIPT register holds the contents of the RHL element indicated by the value of the LIPT pointer minus 1. By
reading the C0LIPT register, therefore, the number of the message buffer that received and stored a data frame or
remote frame first can be checked. The LIPT pointer is utilized as a write pointer that indicates to what part of the
RHL a message buffer number is recorded. Any time a data frame or remote frame is received and stored, the
corresponding message buffer number is recorded to the RHL element indicated by the LIPT pointer. Each time
recording to the RHL has been completed, the LIPT pointer is automatically incremented. In this way, the number of
the message buffer that has received and stored a frame will be recorded chronologically.
The RGPT pointer is utilized as a read pointer that reads a recorded message buffer number from the RHL. This
pointer indicates the first RHL element that the CPU has not read yet. By reading the C0RGPT register by software,
the number of a message buffer that has received and stored a data frame or remote frame can be read. Each time a
message buffer number is read from the C0RGPT register, the RGPT pointer is automatically incremented.
If the value of the RGPT pointer matches the value of the LIPT pointer, the C0RGPT.RHPM bit (receive history list
pointer match) is set to 1. This indicates that no message buffer number that has not been read remains in the RHL.
If a new message buffer number is recorded, the LIPT pointer is incremented and because its value no longer
matches the value of the RGPT pointer, the RHPM bit is cleared. In other words, the numbers of the unread message
buffers exist in the RHL.
If the LIPT pointer is incremented and matches the value of the RGPT pointer minus 1, the C0RGPT.ROVF bit
(receive history list overflow) is set to 1. This indicates that the RHL is full of numbers of message buffers that have
not been read. When further message reception and storing occur, the last recorded message buffer number is
overwritten by the number of the message buffer that received and stored the new message. After the ROVF bit has
been set to 1, the recorded message buffer numbers in the RHL do not completely reflect chronological order.
However the messages themselves are not lost and can be located by a CPU search in the message buffer memory
with the help of the DN bit.
Caution Even if the receive history list overflows (C0RGPT.ROVF bit = 1), the receive history can be read
until no more history is left unread and the C0RGPT.RHPM bit is set (1). However, the ROVF bit
is kept set (1) (= overflow occurs) until cleared (0) by software. In this status, the RHPM bit is not
cleared (0), unless the ROVF bit is cleared (0), even if a new receive history is stored and written
to the list. If ROVF bit = 1 and RHPM bit = 1 and the receive history list overflows, therefore, the
RHPM bit indicates that no more history is left unread even if new history is received and stored.
Remark m = 00 to 31
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
832
As long as the RHL contains 23 or less entries the sequence of occurrence is maintained. If more receptions occur
without the RHL being read by the host processor, a complete sequence of receptions can not be recovered.
Figure 19-30. Receive History List
Last in-
massage
pointer
(LIPT)
Receive
history list
get pointer
(RGPT)
- Message buffer 6, 9, 2, and 7
are read by host processor.
- Newly received messages
are stored in message buffer
3, 4, and 8.
Event:
Receive
history list
get pointer
(RGPT)
Last in-
massage
pointer
(LIPT)
- 20 other massages are received.
Message buffer 6 carries last received message.
- Upon reception in message buffer 6, RHL is full.
- ROVF bit is set to 1.
Event:
Last in-
massage
pointer
(LIPT)
Last in-
massage
pointer
(LIPT)
Receive
history list
get pointer
(RGPT)
Receive
history list
get pointer
(RGPT)
Receive history list (RHL)
Message buffer 6
Message buffer 9
Message buffer 2
Message buffer 7
0
1
2
3
4
5
6
7
22
23
:
:
:
Receive history list (RHL)
Message buffer 3
Message buffer 4
Message buffer 8
0
1
2
3
4
5
6
7
22
23
:
:
:
Receive history list (RHL)
Message buffer 10
Message buffer 11
Message buffer 6
Message buffer 3
Message buffer 4
Message buffer 8
Message buffer 5
Message buffer9
Message buffer1
0
1
2
3
4
5
6
7
22
23
:
:
:
- Reception in message buffer13, 14,
and 15 occurs.
- Overflow situation occurs.
Event:
Receive history list (RHL)
Message buffer 10
Message buffer 11
Message buffer 15
Message buffer 3
Message buffer 4
Message buffer 8
Message buffer 5
Message buffer 9
Message buffer 1
0
1
2
3
4
5
6
7
22
23
:
:
:
ROVF bit = 1
LIPT is blocked
ROVF bit = 1
LIPT is blocked
ROVF bit = 1 denotes that LIPT equals RGPT - 1 while message buffer number stored to element indicated by LIPT − 1.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 833
19.9.4 Mask function
For some message buffers that are used for reception, whether one of four global reception masks is applied can
be selected.
Load resulting from comparing message identifiers is reduced by masking some bits, and, as a result, some
different identifiers can be received in a buffer.
By using the mask function, the identifier of a message received from the CAN bus can be compared with the
identifier set to a message buffer in advance. Regardless of whether the masked ID is set to 0 or 1, the received
message can be stored in the defined message buffer.
While the mask function is in effect, an identifier bit that is defined to be 1 by a mask in the received message is not
compared with the corresponding identifier bit in the message buffer.
However, this comparison is performed for any bit whose value is defined as 0 by the mask.
For example, let us assume that all messages that have a standard-format ID, in which bits ID27 to ID25 are 0 and
bits ID24 and ID22 are 1, are to be stored in message buffer 14. The procedure for this example is shown below.
<1> Identifier to be stored in message buffer
ID28 ID27 ID26 ID25 ID24 ID23 ID22 ID21 ID20 ID19 ID18
x 0 0 0 1 x 1 x x x x
Remark x = don’t care
<2> Identifier to be configured in message buffer 14 (example)
(Using C0MIDL14 and C0MIDH14 registers)
ID28 ID27 ID26 ID25 ID24 ID23 ID22 ID21 ID20 ID19 ID18
x 0 0 0 1 x 1 x x x x
ID17 ID16 ID15 ID14 ID13 ID12 ID11 ID10 ID9 ID8 ID7
x x x x x x x x x x x
ID6 ID5 ID4 ID3 ID2 ID1 ID0
x x x x x x x
ID with the ID27 to ID25 bits cleared to 0 and the ID24 and ID22 bits set to 1 is registered (initialized) to
message buffer 14.
Remark x = don’t care
Remark Message buffer 14 is set as a standard format identifier that is linked to mask 1 (C0MCONF14.MT2 to
C0MCONF14.MT0 bits are set to 010B).
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
834
<3> Mask setting for CAN module 0 (mask 0) (example)
(Using CAN0 module mask 1 registers L and H (C0MASK1L and C0MASK1H))
CMID28 CMID27 CMID26 CMID25 CMID24 CMID23 CMID22 CMID21 CMID20 CMID19 CMID18
1 0 0 0 0 1 0 1 1 1 1
CMID17 CMID16 CMID15 CMID14 CMID13 CMID12 CMID11 CMID10 CMID9 CMID8 CMID7
1 1 1 1 1 1 1 1 1 1 1
CMID6 CMID5 CMID4 CMID3 CMID2 CMID1 CMID0
1 1 1 1 1 1 1
1: Not compared (masked)
0: Compared
The CMID27 to CMID24 and CMID22 bits are cleared to 0, and the CMID28, CMID23, and CMID21 to
CMID0 bits are set to 1.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 835
19.9.5 Multi buffer receive block function
The multi buffer receive block (MBRB) function is used to store a block of data in two or more message buffers
sequentially with no CPU interaction, by setting the same ID to two or more message buffers with the same message
buffer type. These message buffers can be allocated in any area in the message buffer memory, and they are not
necessarily to be allocated adjacent to each other.
Suppose, for example, the same message buffer type is set to 10 message buffers, message buffers 10 to 19, and
the same ID is set to each message buffer. If the first message whose ID matches an ID of the message buffers is
received, it is stored in message buffer 10. At this point, the DN bit of message buffer 10 is set, prohibiting overwriting
the message buffer.
When the next message with a matching ID is received, it is received and stored in message buffer 11. Each time
a message with a matching ID is received, it is sequentially (in the ascending order) stored in message buffers 12, 13,
and so on. Even when a data block consisting of multiple messages is received, the messages can be stored and
received without overwriting the previously received matching-ID data.
Whether a data block has been received and stored can be checked by setting the C0MCTRLm.IE bit of each
message buffer. For example, if a data block consists of k messages, k message buffers are initialized for reception
of the data block. The IE bit in message buffers 0 to (k-2) is cleared to 0 (interrupts disabled), and the IE bit in
message buffer k-1 is set to 1 (interrupts enabled). In this case, a reception completion interrupt occurs when a
message has been received and stored in message buffer k-1, indicating that MBRB has become full. Alternatively,
by clearing the IE bit of message buffers 0 to (k-3) and setting the IE bit of message buffer k-2, a warning that MBRB
is about to overflow can be issued.
The basic conditions of storing receive data in each message buffer for the MBRB are the same as the conditions
of storing data in a single message buffer.
Cautions 1. MBRB can be configured for each of the same message buffer types. Therefore, even if a
message buffer of another MBRB whose ID matches but whose message buffer type is
different has a vacancy, the received message is not stored in that message buffer, but
instead discarded.
2. MBRB does not have a ring buffer structure. Therefore, after a message is stored in the
message buffer having the highest number in the MBRB configuration, a newly received
message will no longer be stored in the message buffer in the order from the lowest message
buffer number.
3. MBRB operates based on the reception and storage conditions; there are no settings
dedicated to MBRB, such as function enable bits. By setting the same message buffer type
and ID to two or more message buffers, MBRB is automatically configured.
4. With MBRB, “matching ID” means “matching ID after mask”. Even if the ID set to each
message buffer is not the same, if the ID that is masked by the mask register matches, it is
considered a matching ID and the buffer that has this ID is treated as the storage destination
of a message.
5. Priority among each MBRB conforms to the priority shown in 19.9.1 Message reception.
Remark m = 00 to 31
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
836
19.9.6 Remote frame reception
In all the operation modes, when a remote frame is received, the message buffer that is to store the remote frame
is searched from all the message buffers satisfying the following conditions.
• Used as a message buffer
(C0MCONFm.MA0 bit set to 1.)
• Set as a transmit message buffer
(C0MCONFm.MT2 to C0MCONFm.MT0 bits set to 000B)
• Ready for reception
(C0MCTRLm.RDY bit set to 1.)
• Set to transmit message
(C0MCONFm.RTR bit is cleared to 0.)
• Transmission request is not set.
(C0MCTRLm.TRQ bit is cleared to 0.)
Upon acceptance of a remote frame, the following actions are executed if the ID of the received remote frame
matches the ID of a message buffer that satisfies the above conditions.
• The C0MDLCm.DLC3 to C0MDLCm.DLC0 bits store the received DLC value.
• The C0MDATA0m to C0MDATA7m registers in the data area are not updated (data before reception is saved).
• The C0MCTRLm.DN bit is set to 1.
• The C0INTS.CINTS1 bit is set to 1 (if the C0MCTRLm.IE bit of the message buffer that receives and stores the
frame is set to 1).
• The reception completion interrupt (INTC0REC) is output (if the IE bit of the message buffer that receives and
stores the frame is set to 1 and if the C0IE.CIE1 bit is set to 1).
• The message buffer number is recorded in the receive history list.
Caution When a message buffer is searched for receiving and storing a remote frame, overwrite control
by the C0MCONFm.OWS bit of the message buffer and the DN bit are not affected. The setting of
the OWS bit is ignored and the DN bit is set to 1 in every case.
If more than one transmit message buffer has the same ID and the ID of the received remote
frame matches that ID, the remote frame is stored in the transmit message buffer with the lowest
message buffer number.
Remark m = 00 to 31
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 837
19.10 Message Transmission
19.10.1 Message transmission
In all the operation modes, if the C0MCTRLm.TRQ bit is set to 1 in a message buffer that satisfies the following
conditions, the message buffer that is to transmit a message is searched.
• Used as a message buffer
(C0MCONFm.MA0 bit set to 1.)
• Set as a transmit message buffer
(C0MCONFm.MT2 to C0MCONFm.MT0 bits set to 000B.)
• Ready for transmission
(C0MCTRLm.RDY bit is set to 1.)
Remark m = 00 to 31
The CAN system is a multi-master communication system. In a system like this, the priority of message
transmission is determined based on message identifiers (IDs). To facilitate transmission processing by software
when there are several messages awaiting transmission, the CAN module uses hardware to check the ID of the
message with the highest priority and automatically identifies that message. This eliminates the need for software-
based priority control.
Transmission priority is controlled by the identifier (ID).
Figure 19-31. Message Processing Example
Message No.
The CAN module transmits messages in the following sequence.
Message waiting to be transmitted
ID = 120H
ID = 229H
ID = 223H
ID = 023H
ID = 123H
0
1
2
3
4
5
6
7
8
9
1. Message 6
2. Message 1
3. Message 8
4. Message 5
5. Message 2
After the transmit message search, the transmit message with the highest priority of the transmit message buffers
that have a pending transmission request (message buffers with the TRQ bit set to 1 in advance) is transmitted.
If a new transmission request is set, the transmit message buffer with the new transmission request is compared
with the transmit message buffer with a pending transmission request. If the new transmission request has a higher
priority, it is transmitted, unless transmission of a message with a low priority has already started. To solve this
reversal of priorities, software can request that transmission of a message of low priority be stopped. The highest
priority is determined according to the following rules.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
838
Priority Conditions Description
1 (high) Value of first 11 bits of ID
[ID28 to ID18]:
The message frame with the lowest value represented by the first 11 bits of the ID
is transmitted first. If the value of an 11-bit standard ID is equal to or smaller than
the first 11 bits of a 29-bit extended ID, the 11-bit standard ID has a higher priority
than a message frame with a 29-bit extended ID.
2 Frame type A data frame with an 11-bit standard ID (C0MCONFm.RTR bit is cleared to 0) has
a higher priority than a remote frame with a standard ID and a message frame
with an extended ID.
3 ID type A message frame with a standard ID (C0MIDHm.IDE bit is cleared to 0) has a
higher priority than a message frame with an extended ID.
4 Value of lower 18 bits of ID
[ID17 to ID0]:
If one or more transmission-pending extended ID message frame has equal
values in the first 11 bits of the ID and the same frame type (equal RTR bit
values), the message frame with the lowest value in the lower 18 bits of its
extended ID is transmitted first.
5 (low) Message buffer number If two or more message buffers request transmission of message frames with the
same ID, the message from the message buffer with the lowest message buffer
number is transmitted first.
Remarks 1. If the automatic block transmission request bit C0GMABT.ABTTRG bit is set to 1 in the normal
operation mode with ABT, the TRQ bit is set to 1 only for one message buffer in the ABT message
buffer group.
If the ABT mode was triggered by the ABTTRG bit (1), one TRQ bit is set to 1 in the ABT area
(buffers 0 to 7). In addition to this TRQ bit, the application can request transmissions (set TRQ bit to
1) for other TX-message buffers that do not belong to the ABT area. In that case an internal
arbitration process (TX-search) evaluates all of the TX-message buffers with the TRQ bit set to 1
and chooses the message buffer that contains the highest prioritized identifier for the next
transmission. If there are 2 or more identifiers that have the highest priority (i.e. identical identifiers),
the message located at the lowest message buffer number is transmitted first.
Upon successful transmission of a message frame, the following operations are performed.
• The TRQ bit of the corresponding transmit message buffer is automatically cleared to 0.
• The transmission completion status bit CINTS0 of the C0INTS register is set to 1 (if the interrupt
enable bit (IE) of the corresponding transmit message buffer is set to 1).
• An interrupt request signal INTC0TRX is output (if the C0IE.CIE0 bit is set to 1 and if the interrupt
enable bit (IE) of the corresponding transmit message buffer is set to 1).
2. Before changing the contents of the transmit message buffer, the RDY flag of this buffer must be
cleared. Since the RDY flag may be temporarily locked while the internal processing is changed, it
is necessary to check the status of the RDY flag after changing the buffer contents.
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 839
19.10.2 Transmit history list function
The transmit history list (THL) function records in the transmit history list the number of the transmit message buffer
in which each data frame or remote frame was received and stored. The THL consists of storage elements equivalent
to up to seven messages, the last out-message pointer (LOPT) with the corresponding C0LOPT register, and the
transmit history list get pointer (TGPT) with the corresponding C0TGPT register.
The THL is undefined immediately after the transition of the CAN module from the initialization mode to one of the
operation modes.
The C0LOPT register holds the contents of the THL element indicated by the value of the LOPT pointer minus 1.
By reading the C0LOPT register, therefore, the number of the message buffer that transmitted a data frame or remote
frame first can be checked. The LOPT pointer is utilized as a write pointer that indicates to what part of the THL a
message buffer number is recorded. Any time a data frame or remote frame is transmitted, the corresponding
message buffer number is recorded to the THL element indicated by the LOPT pointer. Each time recording to the
THL has been completed, the LOPT pointer is automatically incremented. In this way, the number of the message
buffer that has received and stored a frame will be recorded chronologically.
The TGPT pointer is utilized as a read pointer that reads a recorded message buffer number from the THL. This
pointer indicates the first THL element that the CPU has not yet read. By reading the C0TGPT register by software,
the number of a message buffer that has completed transmission can be read. Each time a message buffer number
is read from the C0TGPT register, the TGPT pointer is automatically incremented.
If the value of the TGPT pointer matches the value of the LOPT pointer, the C0TGPT.THPM bit (transmit history list
pointer match) is set to 1. This indicates that no message buffer numbers that have not been read remain in the THL.
If a new message buffer number is recorded, the LOPT pointer is incremented and because its value no longer
matches the value of the TGPT pointer, the THPM bit is cleared. In other words, the numbers of the unread message
buffers exist in the THL.
If the LOPT pointer is incremented and matches the value of the TGPT pointer minus 1, the TOVF bit (transmit
history list overflow) of the C0TGPT register is set to 1. This indicates that the THL is full of message buffer numbers
that have not been read. If a new message is received and stored, the message buffer number recorded last is
overwritten by the number of the message buffer that received and stored the new message. After the TOVF bit has
been set (1), therefore, the recorded message buffer numbers in the THL do not completely reflect chronological
order. However the transmitted messages can be found by a CPU search applied to all transmit message buffers
unless the CPU has not overwritten a transmit object in one of these buffers beforehand. In total up to six transmission
completions can occur without overflowing the THL.
Caution Even if the transmit history list overflows (C0TGPT.TOVF bit = 1), the transmit history can be
read until no more history is left unread and the C0TGPT.THPM bit is set (1). However, the TOVF
bit is kept set (1) (= overflow occurs) until cleared (0) by software. In this status, the THPM bit is
not cleared (0), unless the TOVF bit is cleared (0), even if a new transmit history is stored and
written to the list. If the TOVF bit = 1 and the THPM bit = 1 and the receive history list overflows,
therefore, the THPM bit indicates that no more history is left unread even if new history is
received and stored.
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
840
Figure 19-32. Transmit History List
Last out-
message
pointer
(LOPT)
- CPU confirms Tx completion
of message buffer 6, 9, and 2.
- Tx completion of message
buffer 3, and 4.
Event:
Transmit
history list
get pointer
(TGPT)
- Message buffer 8, 5, 6, and 10 completes transmission.
- THL is full.
- TOVF bit is set to 1.
Event:
Transmit history list (THL)
Message buffer 6
Message buffer 9
Message buffer 2
Message buffer 7
0
1
2
3
4
5
6
7
- Message buffer11, 13, and 14
completes transmission.
- Overflow situation occurs.
Event:
TOVF bit = 1
LOPT is blocked
TOVF bit = 1
LOPT is blocked
TOVF bit = 1 denotes that LOPT equals TGPT - 1 while message buffer number stored to element indicated by LOPT - 1.
Last out-
message
pointer
(LOPT)
Transmit
history list
get pointer
(TGPT)
Transmit history list (THL)
Message buffer 7
Message buffer 3
Message buffer 4
0
1
2
3
4
5
6
7
Transmit history list (THL)
Message buffer 6
Message buffer 10
Message buffer 7
Message buffer 3
Message buffer 4
Message buffer 8
Message buffer 5
0
1
2
3
4
5
6
7
Last out-
message
pointer
(LOPT)
Transmit
history list
get pointer
(TGPT)
Transmit history list (THL)
Message buffer 6
Message buffer 14
Message buffer 7
Message buffer 3
Message buffer 4
Message buffer 8
Message buffer 5
0
1
2
3
4
5
6
7
Last out-
message
pointer
(LOPT)
Transmit
history list
get pointer
(TGPT)
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 841
19.10.3 Automatic block transmission (ABT)
The automatic block transmission (ABT) function is used to transmit two or more data frames successively with no
CPU interaction. The maximum number of transmit message buffers assigned to the ABT function is eight (message
buffer numbers 0 to 7).
By setting the C0CTRL.OPMODE2 to C0CTRL.OPMODE0 bits to 010B, “normal operation mode with automatic
block transmission function” (hereafter referred to as ABT mode) can be selected.
To issue an ABT transmission request, define the message buffers by software first. Set the C0MCONFm.MA0 bit
(1) in all the message buffers used for ABT, and define all the buffers as transmit message buffers by setting the
C0MCONFm.MA2 to C0MCONFm.MA0 bits to 000B. Be sure to set the ID used in the message buffer for ABT for
each message buffer, even when that ID is being used for all the message buffers. To use two or more IDs, set the ID
of each message buffer by using the C0MIDLm and C0MIDHm registers. Set the C0MDLCm and C0MDATA0m to
C0MDATA7m registers before issuing a transmission request for the ABT function.
After initialization of message buffers for ABT is finished, the C0MCTRLm.RDY bit needs to be set (1). In the ABT
mode, the C0MCTRLm.TRQ bit does not have to be manipulated by software.
After the data for the ABT message buffers has been prepared, set the C0GMABT.ABTTRG bit to 1. Automatic
block transmission is then started. When ABT is started, the TRQ bit in the first message buffer (message buffer 0) is
automatically set to 1. After transmission of the data of message buffer 0 is finished, the TRQ bit of the next message
buffer, message buffer 1, is set automatically. In this way, transmission is executed successively.
A delay time can be inserted by program in the interval in which the transmission request (TRQ bit) is automatically
set while successive transmission is being executed. The delay time to be inserted is defined by the C0GMABTD
register. The unit of the delay time is DBT (data bit time). DBT depends on the setting of the C0BRP and C0BTR
registers.
During ABT, the priority of the transmission ID is not searched in the ABT transmit message buffer. The data of
message buffers 0 to 7 is sequentially transmitted. When transmission of the data frame from message buffer 7 has
been completed, the ABTTRG bit is automatically cleared to 0 and the ABT operation is finished.
If the RDY bit of an ABT message buffer is cleared during ABT, no data frame is transmitted from that buffer, ABT
is stopped, and the ABTTRG bit is cleared. After that, transmission can be resumed from the message buffer where
ABT stopped, by setting the RDY and ABTTRG bits to 1 by software. To not resume transmission from the message
buffer where ABT stopped, the internal ABT engine can be reset by setting the C0GMABT.ABTCLR bit to 1 while ABT
mode is stopped and the ABTTRG bit is cleared to 0. In this case, transmission is started from message buffer 0 if the
ABTCLR bit is cleared to 0 and then the ABTTRG bit is set to 1.
An interrupt can be used to check if data frames have been transmitted from all the message buffers for ABT. To
do so, the C0MCTRLm.IE bit of each message buffer except the last message buffer needs to be cleared (0).
If a transmit message buffer other than those used by the ABT function (message buffers 8 to 31) is assigned to a
transmit message buffer, the priority of the message to be transmitted is determined by the priority of the transmission
ID of the ABT message buffer whose transmission is currently held pending and the transmission message buffer of
the message buffers other than those used by the ABT function.
Transmission of a data frame from an ABT message buffer is not recorded in the transmit history list (THL).
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
842
Cautions 1. To resume the normal operation mode with ABT from the message buffer 0, set the
ABTCLR bit to 1 while the ABTTRG bit is cleared to 0. If the ABTCLR bit is set to 1 while
the ABTTRG bit is set to 1, the subsequent operation is not guaranteed.
2. Whether the automatic block transmission engine is cleared by setting the ABTCLR bit to
1 can be confirmed if the ABTCLR bit is automatically cleared immediately after the
processing of the clearing request is completed.
3. Do not set the ABTTRG bit in the initialization mode. If the ABTTRG bit is set in the
initialization mode, the proper operation is not guaranteed after the mode is changed from
the initialization mode to the ABT mode.
4. Do not set the TRQ bit of the ABT message buffers to 1 by software in the normal
operation mode with ABT. Otherwise, the operation is not guaranteed.
5. The C0GMABTD register is used to set the delay time that is inserted in the period from
completion of the preceding ABT message to setting of the TRQ bit for the next ABT
message when the transmission requests are set in the order of message numbers for
each message for ABT that is successively transmitted in the ABT mode. The timing at
which the messages are actually transmitted onto the CAN bus varies depending on the
status of transmission from other stations and the status of the setting of the transmission
request for messages other than the ABT messages (message buffers 8 to 31).
6. If a transmission request is made for a message other than an ABT message and if no
delay time is inserted in the interval in which transmission requests for ABT are
automatically set (C0GMABTD register = 00H), messages other than ABT messages may
be transmitted regardless of their priority in regards to the ABT message.
7. Do not clear the RDY bit to 0 when the ABTTRG bit = 1.
8. If a message is received from another node in the normal operation mode with ABT, the
message may be transmitted after the time of one frame has elapsed even when
C0GMABTD register = 00H.
Remark m = 00 to 31
19.10.4 Transmission abort process
Remark m = 00 to 31
(1) Transmission abort process other than in normal operation mode with automatic block transmission
(ABT)
The user can clear the C0MCTRLm.TRQ bit to 0 to abort a transmission request. The TRQ bit will be cleared
immediately if the abort was successful. Whether the transmission was successfully aborted or not can be
checked using the C0CTRL.TSTAT bit and the C0TGPT register, which indicate the transmission status on the
CAN bus (for details, see the processing in Figure 19-46).
(2) Transmission abort process except for ABT transmission in normal operation mode with automatic
block transmission (ABT)
The user can clear the C0GMABT.ABTTRG bit to 0 to abort a transmission request. After checking the
ABTTRG bit of the C0GMABT register = 0, clear the C0MCTRLm.TRQ bit to 0. The TRQ bit will be cleared
immediately if the abort was successful. Whether the transmission was successfully aborted or not can be
checked by using the C0CTRL.TSTAT bit and the C0TGPT register, which indicate the transmission status on
the CAN bus (for details, see the process in Figure 19-47).
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 843
(3) Transmission abort in normal operation mode with automatic block transmission (ABT)
To abort ABT that is already started, clear the C0GMABT.ABTTRG bit to 0. In this case, the ABTTRG bit
remains 1 if an ABT message is currently being transmitted and until the transmission is completed
(successfully or not), and is cleared to 0 as soon as transmission is finished. This aborts ABT.
If the last transmission (before ABT) was successful, the normal operation mode with ABT is left with the
internal ABT pointer pointing to the next message buffer to be transmitted.
In the case of an erroneous transmission, the position of the internal ABT pointer depends on the status of the
TRQ bit in the last transmitted message buffer. If the TRQ bit is set to 1 when clearing the ABTTRG bit is
requested, the internal ABT pointer points to the last transmitted message buffer (for details, see the process
in Figure 19-48 (a)). If the TRQ bit is cleared to 0 when clearing the ABTTRG bit is requested, the internal
ABT pointer is increased in increments of 1 and indicates the next message buffer in the ABT area (for details,
see the process in Figure 19-48 (b)).
Caution Be sure to abort ABT by clearing the ABTTRG bit to 0. The operation is not guaranteed if
aborting transmission is requested by clearing RDY.
When the normal operation mode with ABT is resumed after ABT has been aborted and the ABTTRG bit is set
to 1, the next ABT message buffer to be transmitted can be determined from the following table.
Status of TRQ of ABT Message Buffer Abort After Successful Transmission Abort After Erroneous Transmission
Set (1) Next message buffer in the ABT areaNote Same message buffer in the ABT area
Cleared (0) Next message buffer in the ABT areaNote Next message buffer in the ABT areaNote
Note The above resumption operation can be performed only if a message buffer ready for ABT exists in the
ABT area. For example, an abort request that is issued while ABT of message buffer 7 is in progress is
regarded as completion of ABT, rather than abort, if transmission of message buffer 7 has been
successfully completed, even if the ABTTRG bit is cleared to 0. If the C0MCTRLm.RDY bit in the next
message buffer in the ABT area is cleared to 0, the internal ABT pointer is retained, but the resumption
operation is not performed even if the ABTTRG bit is set to 1, and ABT ends immediately.
Remark m = 00 to 31
19.10.5 Remote frame transmission
Remote frames can be transmitted only from transmit message buffers. Set whether a data frame or remote frame
is transmitted via the C0MCONFm.RTR bit. Setting (1) the RTR bit sets remote frame transmission.
Remark m = 00 to 31
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
844
19.11 Power Saving Modes
19.11.1 CAN sleep mode
The CAN sleep mode can be used to set the CAN controller to standby mode in order to reduce power
consumption. The CAN module can enter the CAN sleep mode from all operation modes. Release of the CAN sleep
mode returns the CAN module to exactly the same operation mode from which the CAN sleep mode was entered.
In the CAN sleep mode, the CAN module does not transmit messages, even when transmission requests are
issued or pending.
(1) Entering CAN sleep mode
The CPU issues a CAN sleep mode transition request by writing 01B to the C0CTRL.PSMODE1 and
C0CTRL.PSMODE0 bits.
This transition request is only acknowledged only under the following conditions.
(i) The CAN module is already in one of the following operation modes
• Normal operation mode
• Normal operation mode with ABT
• Receive-only mode
• Single-shot mode
• Self-test mode
• CAN stop mode in all the above operation modes
(ii) The CAN bus state is bus idle (the 4th bit in the interframe space is recessive)Note
Note If the CAN bus is fixed to dominant, the request for transition to the CAN sleep mode is held
pending. Also the transition from CAN stop mode to CAN sleep mode is independent of the CAN
bus state.
(iii) No transmission request is pending
If any one of the conditions mentioned above is not met, the CAN module will operate as follows.
• If the CAN sleep mode is requested from the initialization mode, the CAN sleep mode transition request
is ignored and the CAN module remains in the initialization mode.
• If the CAN bus state is not bus idle (i.e., the CAN bus state is either transmitting or receiving) when the
CAN sleep mode is requested in one of the operation modes, immediate transition to the CAN sleep
mode is not possible. In this case, the CAN sleep mode transition request has to be held pending until
the CAN bus state becomes bus idle (the 4th bit in the interframe space is recessive). In the time from
the CAN sleep mode request to successful transition, the PSMODE1 and PSMODE0 bits remain 00B.
When the module has entered the CAN sleep mode, the PSMODE1 and PSMODE0 bits are set to 01B.
• If a request for transition to the initialization mode and a request for transition to the CAN sleep mode
are made at the same time while the CAN module is in one of the operation modes, the request for the
initialization mode is enabled. The CAN module enters the initialization mode at a predetermined timing.
At this time, the CAN sleep mode request is not held pending and is ignored.
• Even when the initialization mode and sleep mode are not requested simultaneously (i.e the first request
was not granted when a second request was made), the request for initialization has priority over the
CAN sleep mode request. The CAN sleep mode request is cancelled when the initialization mode is
requested. When a pending request for the initialization mode is present, a subsequent request for the
CAN sleep mode request is cancelled right at the point in time when it was submitted.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 845
(2) Status in CAN sleep mode
The CAN module is in one of the following states after it enters the CAN sleep mode.
• The internal operating clock is stopped and the power consumption is minimized.
• The function to detect the falling edge of the CAN reception pin (CRXD0) remains in effect to wake up the
CAN module from the CAN bus.
• To wake up the CAN module from the CPU, data can be written to the PSMODE1 and PSMODE0 bits, but
nothing can be written to other CAN0 module registers or bits.
• The CAN0 module registers can be read, except for the C0LIPT, C0RGPT, C0LOPT, and C0TGPT
registers.
• The CAN0 message buffer registers cannot be written or read.
• C0GMCTRL.MBON bit is cleared to 0.
• A request for transition to the initialization mode is not acknowledged and is ignored.
(3) Releasing CAN sleep mode
The CAN sleep mode is released by the following events.
• When the CPU writes 00B to the PSMODE1 and PSMODE0 bits
• A falling edge at the CAN reception pin (CRXD0) (i.e. the CAN bus level shifts from recessive to dominant)
Cautions 1. Even if the falling edge belongs to the SOF of a receive message, this message will not
be received and stored. If the CPU has turned off the clock to the CAN while the CAN
was in sleep mode, later on the CAN sleep mode will not be released and PSMODE1 and
PSMODE0 bits will continue to be 01B unless the clock for the CAN is provided again. In
addition to this, the receive message will not be received afterwards.
2. If the falling edge is detected on the CAN reception pin (CRXD0) while the CAN clock is
supplied, the PSMODE0 bit must be cleared by software (for details, refer to the
processing in Figure 19-53).
After releasing the sleep mode, the CAN module returns to the operation mode from which the CAN sleep
mode was requested and the PSMODE1 and PSMODE0 bits are reset to 00B. If the CAN sleep mode is
released by a change in the CAN bus state, the C0INTS.CINTS5 bit is set to 1, regardless of the C0IE.CIE bit.
After the CAN module is released from the CAN sleep mode, it participates in the CAN bus again by
automatically detecting 11 consecutive recessive-level bits on the CAN bus. After releasing the sleep mode
and before accessing the message buffer by application again, confirm that C0GMCTRL.MBON bit = 1.
When a request for transition to the initialization mode is made while the CAN module is in the CAN sleep
mode, that request is ignored; the CPU has to be released from sleep mode by software first before entering
the initialization mode.
Caution When the CAN sleep mode is released by an event of the CAN bus, a wakeup interrupt
occurs even if the event of the CAN bus occurs immediately after the mode has been
changed to the sleep mode. Note that the interrupt can occur at any time.
<R>
<R>
<R>
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
846
19.11.2 CAN stop mode
The CAN stop mode can be used to set the CAN controller to standby mode to reduce power consumption. The
CAN module can enter the CAN stop mode only from the CAN sleep mode. Release of the CAN stop mode puts the
CAN module in the CAN sleep mode.
The CAN stop mode can only be released (shifting to CAN sleep mode) by writing 01B to the C0CTRL.PSMODE1
and C0CTRL.PSMODE0 bits and not by a change in the CAN bus state. No message is transmitted even when
transmission requests are issued or pending.
(1) Entering CAN stop mode
A CAN stop mode transition request is issued by writing 11B to the PSMODE1 and PSMODE0 bits.
A CAN stop mode request is only acknowledged when the CAN module is in the CAN sleep mode. In all other
modes, the request is ignored.
Caution To set the CAN module to the CAN stop mode, the module must be in the CAN sleep mode.
To confirm that the module is in the sleep mode, check that the PSMODE1 and PSMODE0
bits = 01B, and then request the CAN stop mode. If a bus change occurs at the CAN
reception pin (CRXD0) while this process is being performed, the CAN sleep mode is
automatically released. In this case, the CAN stop mode transition request cannot be
acknowledged (when the CAN clock is supplied, however, the PSMODE0 bit must be cleared
by software after a bus change occurs at the CAN reception pin (CRXD0)).
(2) Status in CAN stop mode
The CAN module is in one of the following states after it enters the CAN stop mode.
• The internal operating clock is stopped and the power consumption is minimized.
• To wake up the CAN module from the CPU, data can be written to the PSMODE1 and PSMODE0 bits, but
nothing can be written to other CAN0 module registers or bits.
• The CAN0 module registers can be read, except for the C0LIPT, C0RGPT, C0LOPT, and C0TGPT
registers.
• The CAN0 message buffer registers cannot be written or read.
• The C0GMCTRL.MBON bit is cleared to 0.
• An initialization mode transition request is not acknowledged and is ignored.
(3) Releasing CAN stop mode
The CAN stop mode can only be released by writing 01B to the PSMODE1 and PSMODE0 bits. After
releasing the CAN stop mode, the CAN module enters the CAN sleep mode.
When the initialization mode is requested while the CAN module is in the CAN stop mode, that request is
ignored; the CPU has to release the stop mode and subsequently the CAN sleep mode before entering into
initialization mode. It is impossible to enter another operation mode directly from the CAN stop mode without
entering the CAN sleep mode, the request will be ignored.
<R>
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 847
19.11.3 Example of using power saving modes
In some application systems, it may be necessary to place the CPU in a power saving mode to reduce the power
consumption. By using the power saving mode specific to the CAN module and the power saving mode specific to the
CPU in combination, the CPU can be woken up from the power saving status by the CAN bus.
Here is an example of using the power saving modes.
First, put the CAN module in the CAN sleep mode (PSMODE1, PSMODE0 bits = 01B). Next, put the CPU in the
power saving mode. If an edge transition from recessive to dominant is detected at the CRXD0 signal in this status,
the CINTS5 bit in the CAN module is set to 1. If the C0CTRL.CIE5 bit is set to 1, a wakeup interrupt (INTC0WUP) is
generated. The CAN module is automatically released from the CAN sleep mode (PSMODE1, PSMODE0 bits = 00B)
and returns to normal operation mode (when the CAN clock is supplied, however, the PSMODE0 bit must be cleared
by software after a bus change occurs at the CAN reception pin (CRXD0)). The CPU, in response to INTC0WUP, can
release its own power saving mode and return to normal operation mode.
To further reduce the power consumption of the CPU, the internal clocks, including that of the CAN module, may
be tuned off. In this case, the operating clock supplied to the CAN module is turned off after the CAN module is put in
the CAN sleep mode. Then the CPU enters a power saving mode in which the clock supplied to the CPU is turned off.
If an edge transition from recessive to dominant is detected at the CRXD0 signal in this status, the CAN module can
set the CINTS5 bit to 1 and generate a wakeup interrupt (INTC0WUP) even if it is not supplied with a clock. The other
functions, however, do not operate because the clock supply to the CAN module is shut off, and the module remains
in the CAN sleep mode. The CPU, in response to INTC0WUP, releases its power saving mode, resumes supply of the
internal clocks, including the clock to the CAN module, after oscillation stabilization time has elapsed, and starts
instruction execution. The CAN module is immediately released from the CAN sleep mode when the clock supply is
resumed, and returns to normal operation mode (PSMODE1, PSMODE0 bits = 00B).
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
848
19.12 Interrupt Function
The CAN module provides 6 different interrupt sources.
The occurrence of these interrupt sources is stored in interrupt status registers. Four separate interrupt request
signals are generated from the six interrupt sources. When an interrupt request signal that corresponds to two or
more interrupt sources is generated, the interrupt sources can be identified by using an interrupt status register. After
an interrupt source has occurred, the corresponding interrupt status bit must be cleared to 0 by software.
Table 19-20. List of CAN Module Interrupt Sources
Interrupt Status Bit Interrupt Enable Bit No.
Name Register Name Register
Interrupt
Request Signal
Interrupt Source Description
1 CINTS0Note 1 C0INTS CIE0Note 1 C0IE INTC0TRX Message frame successfully transmitted from
message buffer m
2 CINTS1 Note 1 C0INTS CIE1Note 1 C0IE INTC0REC Valid message frame reception in message buffer m
3 CINTS2 C0INTS CIE2 C0IE CAN module error state interruptNote 2
4 CINTS3 C0INTS CIE3 C0IE CAN module protocol error interruptNote 3
5 CINTS4 C0INTS CIE4 C0IE
INTC0ERR
CAN module arbitration loss interrupt
6 CINTS5 C0INTS CIE5 C0IE INTC0WUP
CAN module wakeup interrupt from CAN sleep
modeNote 4
Notes 1. The C0MCTRL.IE bit (message buffer interrupt enable bit) of the corresponding message buffer has to
be set to 1 for that message buffer to participate in the interrupt generation process.
2. This interrupt is generated when the transmission/reception error counter is at the warning level, or in
the error passive or bus-off state.
3. This interrupt is generated when a stuff error, form error, ACK error, bit error, or CRC error occurs.
4. This interrupt is generated when the CAN module is woken up from the CAN sleep mode because a
falling edge is detected at the CAN reception pin (CAN bus transition from recessive to dominant).
Remark m = 00 to 31
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 849
19.13 Diagnosis Functions and Special Operational Modes
The CAN module provides a receive-only mode, single-shot mode, and self-test mode to support CAN bus
diagnosis functions or the operation of special CAN communication methods.
19.13.1 Receive-only mode
The receive-only mode is used to monitor receive messages without causing any interference on the CAN bus and
can be used for CAN bus analysis nodes.
For example, this mode can be used for automatic baud-rate detection. The baud rate in the CAN module is
changed until “valid reception” is detected, so that the baud rates in the module match (“valid reception” means a
message frame has been received in the CAN protocol layer without occurrence of an error and with an appropriate
ACK between nodes connected to the CAN bus). A valid reception does not require message frames to be stored in a
receive message buffer (data frames) or transmit message buffer (remote frames). The event of valid reception is
indicated by setting the C0CTRL.VALID bit (1).
Figure 19-33. CAN Module Terminal Connection in Receive-Only Mode
CAN macro
Tx
Rx
CRXD0CTXD0
Fixed to the
recessive level
In the receive-only mode, no message frames can be transmitted from the CAN module to the CAN bus. Transmit
requests issued for message buffers defined as transmit message buffers are held pending.
In the receive-only mode, the CAN transmission pin (CTXD0) in the CAN module is fixed to the recessive level.
Therefore, no active error flag can be transmitted from the CAN module to the CAN bus even when a CAN bus error is
detected while receiving a message frame. Since no transmission can be issued from the CAN module, the
transmission error counter the C0ERC.TEC7 to C0ERC.TEC0 bits are never updated. Therefore, a CAN module in
the receive-only mode does not enter the bus-off state.
Furthermore, ACK is not returned to the CAN bus in this mode upon the valid reception of a message frame.
Internally, the local node recognizes that it has transmitted ACK. An overload frame cannot be transmitted to the CAN
bus.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
850
Caution If only two CAN nodes are connected to the CAN bus and one of them is operating in the receive-
only mode, there is no ACK on the CAN bus. Due to the missing ACK, the transmitting node will
transmit an active error flag, and repeat transmitting a message frame. The transmitting node
becomes error passive after transmitting the message frame 16 times (assuming that the error
counter was 0 in the beginning and no other errors have occurred). When the message frame is
transmitted for the 17th time, the transmitting node generates a passive error flag. The receiving
node in the receive-only mode detects the first valid message frame at this point, and the VALID
bit is set to 1 for the first time.
19.13.2 Single-shot mode
In the single-shot mode, automatic re-transmission as defined in the CAN protocol is switched off. (According to the
CAN protocol, a message frame transmission that has been aborted by either arbitration loss or error occurrence has
to be repeated without control by software.) All other behavior of single shot mode is identical to normal operation
mode. Features of single shot mode can not be used in combination with normal mode with ABT.
The single-shot mode disables the re-transmission of an aborted message frame transmission according to the
setting of the C0CTRL.AL bit. When the AL bit is cleared to 0, re-transmission upon arbitration loss and upon error
occurrence is disabled. If the AL bit is set to 1, re-transmission upon error occurrence is disabled, but re-transmission
upon arbitration loss is enabled. As a consequence, the C0MCTRLm.TRQ bit in a message buffer defined as a
transmit message buffer is cleared to 0 by the following events.
• Successful transmission of the message frame
• Arbitration loss while sending the message frame (AL bit = 0)
• Error occurrence while sending the message frame
The events arbitration loss and error occurrence can be distinguished by checking the C0INTS.CINTS4 and
C0INTS.CINTS3 bits, and the type of the error can be identified by reading the C0LEC.LEC2 to C0LEC.LEC0 bits of
the register.
Upon successful transmission of the message frame, the transmit completion interrupt the CINTS0 bit of the
C0INTS register is set to 1. If the C0IE.CIE0 bit is set to 1 at this time, an interrupt request signal is output.
The single-shot mode can be used when emulating time-triggered communication methods (e.g., TTCAN level 1).
Caution The AL bit is only valid in single-shot mode. It does not affect the operation of re-transmission
upon arbitration loss in other operation modes.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 851
19.13.3 Self-test mode
In the self-test mode, message frame transmission and message frame reception can be tested without connecting
the CAN node to the CAN bus or without affecting the CAN bus.
In the self-test mode, the CAN module is completely disconnected from the CAN bus, but transmission and
reception are internally looped back. The CAN transmission pin (CTXD0) is fixed to the recessive level.
If the falling edge on the CAN reception pin (CRXD0) is detected after the CAN module has entered the CAN sleep
mode from the self-test mode, however, the module is released from the CAN sleep mode in the same manner as the
other operation modes (when the CAN clock is supplied, however, the PSMODE0 bit must be cleared by software
after a bus change occurs at the CAN reception pin (CRXD0)). To keep the module in the CAN sleep mode, use the
CAN reception pin (CRXD0) as a port pin.
Figure 19-34. CAN Module Terminal Connection in Self-Test Mode
CAN macro
Tx
Rx
CRXD0CTXD0
Fixed to the
recessive level
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
852
19.13.4 Transmission/reception operation in each operation mode
Table 19-21 shows the transmission/reception operation in each operation mode.
Table 19-21. Overview of Transmission/Reception Operation in Each Operation Mode
Operation Mode Data Frame/
Remote Frame
Transmission
ACK
Transmission
Error Frame/
Overload Frame
Transmission
Retransmission Automatic Block
Transmission
(ABT)
Setting of VALID
Bit
Storing Data in
Message Buffer
Initialization Mode − − − − − − −
Normal operation mode √ √ √ √ − √ √
Normal operation mode
with ABT
√ √ √ √ √ √ √
Receive-only mode − − − − − √ √
Single-shot mode √ √ √ −Note 1 − √ √
Self test mode √Note 2 √Note 2 √Note 2 √Note 2 − √Note 2 √Note 2
Notes 1. If arbitration is lost, retransmission can be selected by the C0CTRL.AL bit.
2. Each signal is not output to the external circuit but is internally generated by the CAN module.
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 853
19.14 Time Stamp Function
CAN is an asynchronous, serial protocol. All nodes connected to the CAN bus have a local, autonomous clock. As
a consequence, the clocks of the nodes have no relation (i.e., the clocks are asynchronous and may even have
different frequencies).
In some applications, however, a common time base over the network (= global time base) is needed. In order to
build up a global time base, a time stamp function is used. The essential mechanism of a time stamp function is the
capture of timer values triggered by signals on the CAN bus.
19.14.1 Time stamp function
The CAN controller supports the capturing of timer values triggered by a specific frame. An on-chip 16-bit capture
timer unit in a microcontroller system is used in addition to the CAN controller. The 16-bit capture timer unit captures
the timer value according to a trigger signal (TSOUT) for capturing that is output when a data frame is received from
the CAN controller. The CPU can retrieve the time of occurrence of the capture event, i.e., the time stamp of the
message received from the CAN bus, by reading the captured value. The TSOUT signal can be selected from the
following two event sources and is specified by the C0TS.TSSEL bit.
• SOF event (start of frame) (TSSEL bit = 0)
• EOF event (last bit of end of frame) (TSSEL bit = 1)
The TSOUT signal is enabled by setting the C0TS.TSEN bit to 1.
Figure 19-35. Timing Diagram of Capture Signal TSOUT
t
TSOUT
SOF SOF SOF SOF
The TSOUT signal toggles its level upon occurrence of the selected event during data frame reception (in Figure
19-34, the SOF is used as the trigger event source). To capture a timer value by using the TSOUT signal, the capture
timer unit must detect the capture signal at both the rising edge and falling edge.
This time stamp function is controlled by the C0TS.TSLOCK bit. When the TSLOCK bit is cleared to 0, the TSOUT
signal toggles upon occurrence of the selected event. If the TSLOCK bit is set to 1, the TSOUT signal toggles upon
occurrence of the selected event, but the toggle is stopped as the TSEN bit is automatically cleared to 0 when a data
frame starts to be received and stored in message buffer 0. This suppresses the subsequent toggle occurrence by
the TSOUT signal, so that the time stamp value toggled last (= captured last) can be saved as the time stamp value of
the time at which the data frame was received in message buffer 0.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
854
Caution The time stamp function using the TSLOCK bit stops toggle of the TSOUT signal by receiving a
data frame in message buffer 0. Therefore, message buffer 0 must be set as a receive message
buffer. Since a receive message buffer cannot receive a remote frame, toggle of the TSOUT
signal cannot be stopped by reception of a remote frame. Toggle of the TSOUT signal does not
stop when a data frame is received in a message buffer other than message buffer 0.
For these reasons, a data frame cannot be received in message buffer 0 when the CAN module is
in the normal operation mode with ABT, because message buffer 0 must be set as a transmit
message buffer. In this operation mode, therefore, the function to stop toggle of the TSOUT
signal by the TSLOCK bit cannot be used.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 855
19.15 Baud Rate Settings
19.15.1 Bit rate setting conditions
Make sure that the settings are within the range of limit values for ensuring correct operation of the CAN controller,
as follows.
(a) 5TQ ≤ SPT (sampling point) ≤ 17 TQ
SPT = TSEG1 + 1TQ
(b) 8 TQ ≤ DBT (data bit time) ≤ 25 TQ
DBT = TSEG1 + TSEG2 + 1TQ = TSEG2 + SPT
(c) 1 TQ ≤ SJW (synchronization jump width) ≤ 4TQ
SJW ≤ DBT – SPT
(d) 4TQ ≤ TSEG1 ≤ 16TQ [3 ≤ Setting value of TSEG1[3:0] ≤ 15]
(e) 1TQ ≤ TSEG2 ≤ 8TQ [0 ≤ Setting value of TSEG2[2:0] ≤ 7]
Remark TQ = 1/fTQ (fTQ: CAN protocol layer basic system clock)
TSEG1[3:0] (C0BTR.TSEG13 to C0BTR.TSEG10 bits)
TSEG2[2:0] (C0BTR.TSEG22 to C0BTR.TSEG20 bits)
Table 19-22 shows the combinations of bit rates that satisfy the above conditions.
<R>
<R>
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
856
Table 19-22. Settable Bit Rate Combinations (1/3)
Valid Bit Rate Setting C0BTR Register Setting Value
DBT Length SYNC
SEGMENT
PROP
SEGMENT
PHASE
SEGMENT1
PHASE
SEGMENT2
TSEG13 to
TSEG10
TSEG22 to
TSEG20
Sampling Point
(Unit %)
25 1 8 8 8 1111 111 68.0
24 1 7 8 8 1110 111 66.7
24 1 9 7 7 1111 110 70.8
23 1 6 8 8 1101 111 65.2
23 1 8 7 7 1110 110 69.6
23 1 10 6 6 1111 101 73.9
22 1 5 8 8 1100 111 63.6
22 1 7 7 7 1101 110 68.2
22 1 9 6 6 1110 101 72.7
22 1 11 5 5 1111 100 77.3
21 1 4 8 8 1011 111 61.9
21 1 6 7 7 1100 110 66.7
21 1 8 6 6 1101 101 71.4
21 1 10 5 5 1110 100 76.2
21 1 12 4 4 1111 011 81.0
20 1 3 8 8 1010 111 60.0
20 1 5 7 7 1011 110 65.0
20 1 7 6 6 1100 101 70.0
20 1 9 5 5 1101 100 75.0
20 1 11 4 4 1110 011 80.0
20 1 13 3 3 1111 010 85.0
19 1 2 8 8 1001 111 57.9
19 1 4 7 7 1010 110 63.2
19 1 6 6 6 1011 101 68.4
19 1 8 5 5 1100 100 73.7
19 1 10 4 4 1101 011 78.9
19 1 12 3 3 1110 010 84.2
19 1 14 2 2 1111 001 89.5
18 1 1 8 8 1000 111 55.6
18 1 3 7 7 1001 110 61.1
18 1 5 6 6 1010 101 66.7
18 1 7 5 5 1011 100 72.2
18 1 9 4 4 1100 011 77.8
18 1 11 3 3 1101 010 83.3
18 1 13 2 2 1110 001 88.9
18 1 15 1 1 1111 000 94.4
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 857
Table 19-22. Settable Bit Rate Combinations (2/3)
Valid Bit Rate Setting C0BTR Register Setting Value
DBT Length SYNC
SEGMENT
PROP
SEGMENT
PHASE
SEGMENT1
PHASE
SEGMENT2
TSEG13 to
TSEG10
TSEG22 to
TSEG20
Sampling Point
(Unit %)
17 1 2 7 7 1000 110 58.8
17 1 4 6 6 1001 101 64.7
17 1 6 5 5 1010 100 70.6
17 1 8 4 4 1011 011 76.5
17 1 10 3 3 1100 010 82.4
17 1 12 2 2 1101 001 88.2
17 1 14 1 1 1110 000 94.1
16 1 1 7 7 0111 110 56.3
16 1 3 6 6 1000 101 62.5
16 1 5 5 5 1001 100 68.8
16 1 7 4 4 1010 011 75.0
16 1 9 3 3 1011 010 81.3
16 1 11 2 2 1100 001 87.5
16 1 13 1 1 1101 000 93.8
15 1 2 6 6 0111 101 60.0
15 1 4 5 5 1000 100 66.7
15 1 6 4 4 1001 011 73.3
15 1 8 3 3 1010 010 80.0
15 1 10 2 2 1011 001 86.7
15 1 12 1 1 1100 000 93.3
14 1 1 6 6 0110 101 57.1
14 1 3 5 5 0111 100 64.3
14 1 5 4 4 1000 011 71.4
14 1 7 3 3 1001 010 78.6
14 1 9 2 2 1010 001 85.7
14 1 11 1 1 1011 000 92.9
13 1 2 5 5 0110 100 61.5
13 1 4 4 4 0111 011 69.2
13 1 6 3 3 1000 010 76.9
13 1 8 2 2 1001 001 84.6
13 1 10 1 1 1010 000 92.3
12 1 1 5 5 0101 100 58.3
12 1 3 4 4 0110 011 66.7
12 1 5 3 3 0111 010 75.0
12 1 7 2 2 1000 001 83.3
12 1 9 1 1 1001 000 91.7
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
858
Table 19-22. Settable Bit Rate Combinations (3/3)
Valid Bit Rate Setting C0BTR Register Setting Value
DBT Length SYNC
SEGMENT
PROP
SEGMENT
PHASE
SEGMENT1
PHASE
SEGMENT2
TSEG13 to
TSEG10
TSEG22 to
TSEG20
Sampling Point
(Unit %)
11 1 2 4 4 0101 011 63.6
11 1 4 3 3 0110 010 72.7
11 1 6 2 2 0111 001 81.8
11 1 8 1 1 1000 000 90.9
10 1 1 4 4 0100 011 60.0
10 1 3 3 3 0101 010 70.0
10 1 5 2 2 0110 001 80.0
10 1 7 1 1 0111 000 90.0
9 1 2 3 3 0100 010 66.7
9 1 4 2 2 0101 001 77.8
9 1 6 1 1 0110 000 88.9
8 1 1 3 3 0011 010 62.5
8 1 3 2 2 0100 001 75.0
8 1 5 1 1 0101 000 87.5
7Note 1 2 2 2 0011 001 71.4
7Note 1 4 1 1 0100 000 85.7
6Note 1 1 2 2 0010 001 66.7
6Note 1 3 1 1 0011 000 83.3
5Note 1 2 1 1 0010 000 80.0
4Note 1 1 1 1 0001 000 75.0
Note Setting with a DBT value of 7 or less is valid only when the value of the C0BRP register is other than 00H.
Caution The values in Table 19-22 do not guarantee the operation of the network system. Thoroughly
check the effect on the network system, taking into consideration oscillation errors and delays of
the CAN bus and CAN transceiver.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 859
19.15.2 Representative examples of baud rate settings
Tables 19-23 and 19-24 show representative examples of baud rate settings.
Table 19-23. Representative Examples of Baud Rate Settings (fCANMOD = 8 MHz) (1/2)
Valid Bit Rate Setting (Unit: kbps) C0BTR Register Setting
Value
Set Baud
Rate Value
(Unit: kbps)
Division
Ratio of
C0BRP
Register
C0BRP
Register Set
Value Length of
DBT
SYNC
SEGMENT
PROP
SEGMENT
PHASE
SEGMENT1
PHASE
SEGMENT2
TSEG13 to
TSEG10
TSEG22 to
TSEG20
Sampling
Point
(Unit: %)
1000 1 00000000 8 1 1 3 3 0011 010 62.5
1000 1 00000000 8 1 3 2 2 0100 001 75.0
1000 1 00000000 8 1 5 1 1 0101 000 87.5
500 1 00000000 16 1 1 7 7 0111 110 56.3
500 1 00000000 16 1 3 6 6 1000 101 62.5
500 1 00000000 16 1 5 5 5 1001 100 68.8
500 1 00000000 16 1 7 4 4 1010 011 75.0
500 1 00000000 16 1 9 3 3 1011 010 81.3
500 1 00000000 16 1 11 2 2 1100 001 87.5
500 1 00000000 16 1 13 1 1 1101 000 93.8
500 2 00000001 8 1 1 3 3 0011 010 62.5
500 2 00000001 8 1 3 2 2 0100 001 75.0
500 2 00000001 8 1 5 1 1 0101 000 87.5
250 2 00000001 16 1 1 7 7 0111 110 56.3
250 2 00000001 16 1 3 6 6 1000 101 62.5
250 2 00000001 16 1 5 5 5 1001 100 68.8
250 2 00000001 16 1 7 4 4 1010 011 75.0
250 2 00000001 16 1 9 3 3 1011 010 81.3
250 2 00000001 16 1 11 2 2 1100 001 87.5
250 2 00000001 16 1 13 1 1 1101 000 93.8
250 4 00000011 8 1 3 2 2 0100 001 75.0
250 4 00000011 8 1 5 1 1 0101 000 87.5
125 4 00000011 16 1 1 7 7 0111 110 56.3
125 4 00000011 16 1 3 6 6 1000 101 62.5
125 4 00000011 16 1 5 5 5 1001 100 68.8
125 4 00000011 16 1 7 4 4 1010 011 75.0
125 4 00000011 16 1 9 3 3 1011 010 81.3
125 4 00000011 16 1 11 2 2 1100 001 87.5
125 4 00000011 16 1 13 1 1 1101 000 93.8
125 8 00000111 8 1 3 2 2 0100 001 75.0
125 8 00000111 8 1 5 1 1 0101 000 87.5
Caution The values in Table 19-23 do not guarantee the operation of the network system. Thoroughly
check the effect on the network system, taking into consideration oscillation errors and delays of
the CAN bus and CAN transceiver.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
860
Table 19-23. Representative Examples of Baud Rate Settings (fCANMOD = 8 MHz) (2/2)
Valid Bit Rate Setting (Unit: kbps) C0BTR Register Setting
Value
Set Baud
Rate Value
(Unit: kbps)
Division
Ratio of
C0BRP
Register
C0BRP
Register Set
Value Length of
DBT
SYNC
SEGMENT
PROP
SEGMENT
PHASE
SEGMENT1
PHASE
SEGMENT2
TSEG13 to
TSEG10
TSEG22 to
TSEG20
Sampling
Point
(Unit: %)
100 4 00000011 20 1 7 6 6 1100 101 70.0
100 4 00000011 20 1 9 5 5 1101 100 75.0
100 5 00000100 16 1 7 4 4 1010 011 75.0
100 5 00000100 16 1 9 3 3 1011 010 81.3
100 8 00000111 10 1 3 3 3 0101 010 70.0
100 8 00000111 10 1 5 2 2 0110 001 80.0
100 10 00001001 8 1 3 2 2 0100 001 75.0
100 10 00001001 8 1 5 1 1 0101 000 87.5
83.3 4 00000011 24 1 7 8 8 1110 111 66.7
83.3 4 00000011 24 1 9 7 7 1111 110 70.8
83.3 6 00000101 16 1 5 5 5 1001 100 68.8
83.3 6 00000101 16 1 7 4 4 1010 011 75.0
83.3 6 00000101 16 1 9 3 3 1011 010 81.3
83.3 6 00000101 16 1 11 2 2 1100 001 87.5
83.3 8 00000111 12 1 5 3 3 0111 010 75.0
83.3 8 00000111 12 1 7 2 2 1000 001 83.3
83.3 12 00001011 8 1 3 2 2 0100 001 75.0
83.3 12 00001011 8 1 5 1 1 0101 000 87.5
33.3 10 00001001 24 1 7 8 8 1110 111 66.7
33.3 10 00001001 24 1 9 7 7 1111 110 70.8
33.3 12 00001011 20 1 7 6 6 1100 101 70.0
33.3 12 00001011 20 1 9 5 5 1101 100 75.0
33.3 15 00001110 16 1 7 4 4 1010 011 75.0
33.3 15 00001110 16 1 9 3 3 1011 010 81.3
33.3 16 00001111 15 1 6 4 4 1001 011 73.3
33.3 16 00001111 15 1 8 3 3 1010 010 80.0
33.3 20 00010011 12 1 5 3 3 0111 010 75.0
33.3 20 00010011 12 1 7 2 2 1000 001 83.3
33.3 24 00010111 10 1 3 3 3 0101 010 70.0
33.3 24 00010111 10 1 5 2 2 0110 001 80.0
33.3 30 00011101 8 1 3 2 2 0100 001 75.0
33.3 30 00011101 8 1 5 1 1 0101 000 87.5
Caution The values in Table 19-23 do not guarantee the operation of the network system. Thoroughly
check the effect on the network system, taking into consideration oscillation errors and delays of
the CAN bus and CAN transceiver.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 861
Table 19-24. Representative Examples of Baud Rate Settings (fCANMOD = 16 MHz) (1/2)
Valid Bit Rate Setting (Unit: kbps) C0BTR Register Setting
Value
Set Baud
Rate Value
(Unit: kbps)
Division
Ratio of
C0BRP
Register
C0BRP
Register Set
Value Length of
DBT
SYNC
SEGMENT
PROP
SEGMENT
PHASE
SEGMENT1
PHASE
SEGMENT2
TSEG13 to
TSEG10
TSEG22 to
TSEG20
Sampling
Point
(Unit: %)
1000 1 00000000 16 1 1 7 7 0111 110 56.3
1000 1 00000000 16 1 3 6 6 1000 101 62.5
1000 1 00000000 16 1 5 5 5 1001 100 68.8
1000 1 00000000 16 1 7 4 4 1010 011 75.0
1000 1 00000000 16 1 9 3 3 1011 010 81.3
1000 1 00000000 16 1 11 2 2 1100 001 87.5
1000 1 00000000 16 1 13 1 1 1101 000 93.8
1000 2 00000001 8 1 3 2 2 0100 001 75.0
1000 2 00000001 8 1 5 1 1 0101 000 87.5
500 2 00000001 16 1 1 7 7 0111 110 56.3
500 2 00000001 16 1 3 6 6 1000 101 62.5
500 2 00000001 16 1 5 5 5 1001 100 68.8
500 2 00000001 16 1 7 4 4 1010 011 75.0
500 2 00000001 16 1 9 3 3 1011 010 81.3
500 2 00000001 16 1 11 2 2 1100 001 87.5
500 2 00000001 16 1 13 1 1 1101 000 93.8
500 4 00000011 8 1 3 2 2 0100 001 75.0
500 4 00000011 8 1 5 1 1 0101 000 87.5
250 4 00000011 16 1 3 6 6 1000 101 62.5
250 4 00000011 16 1 5 5 5 1001 100 68.8
250 4 00000011 16 1 7 4 4 1010 011 75.0
250 4 00000011 16 1 9 3 3 1011 010 81.3
250 4 00000011 16 1 11 2 2 1100 001 87.5
250 8 00000111 8 1 3 2 2 0100 001 75.0
250 8 00000111 8 1 5 1 1 0101 000 87.5
125 8 00000111 16 1 3 6 6 1000 101 62.5
125 8 00000111 16 1 7 4 4 1010 011 75.0
125 8 00000111 16 1 9 3 3 1011 010 81.3
125 8 00000111 16 1 11 2 2 1100 001 87.5
125 16 00001111 8 1 3 2 2 0100 001 75.0
125 16 00001111 8 1 5 1 1 0101 000 87.5
Caution The values in Table 19-24 do not guarantee the operation of the network system. Thoroughly
check the effect on the network system, taking into consideration oscillation errors and delays of
the CAN bus and CAN transceiver.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
862
Table 19-24. Representative Examples of Baud Rate Settings (fCANMOD = 16 MHz) (2/2)
Valid Bit Rate Setting (Unit: kbps) C0BTR Register Setting
Value
Set Baud
Rate Value
(Unit: kbps)
Division
Ratio of
C0BRP
Register
C0BRP
Register Set
Value Length of
DBT
SYNC
SEGMENT
PROP
SEGMENT
PHASE
SEGMENT1
PHASE
SEGMENT2
TSEG13 to
TSEG10
TSEG22 to
TSEG20
Sampling
Point
(Unit: %)
100 8 00000111 20 1 9 5 5 1101 100 75.0
100 8 00000111 20 1 11 4 4 1110 011 80.0
100 10 00001001 16 1 7 4 4 1010 011 75.0
100 10 00001001 16 1 9 3 3 1011 010 81.3
100 16 00001111 10 1 3 3 3 0101 010 70.0
100 16 00001111 10 1 5 2 2 0110 001 80.0
100 20 00010011 8 1 3 2 2 0100 001 75.0
83.3 8 00000111 24 1 7 8 8 1110 111 66.7
83.3 8 00000111 24 1 9 7 7 1111 110 70.8
83.3 12 00001011 16 1 7 4 4 1010 011 75.0
83.3 12 00001011 16 1 9 3 3 1011 010 81.3
83.3 12 00001011 16 1 11 2 2 1100 001 87.5
83.3 16 00001111 12 1 5 3 3 0111 010 75.0
83.3 16 00001111 12 1 7 2 2 1000 001 83.3
83.3 24 00010111 8 1 3 2 2 0100 001 75.0
83.3 24 00010111 8 1 5 1 1 0101 000 87.5
33.3 30 00011101 24 1 7 8 8 1110 111 66.7
33.3 30 00011101 24 1 9 7 7 1111 110 70.8
33.3 24 00010111 20 1 9 5 5 1101 100 75.0
33.3 24 00010111 20 1 11 4 4 1110 011 80.0
33.3 30 00011101 16 1 7 4 4 1010 011 75.0
33.3 30 00011101 16 1 9 3 3 1011 010 81.3
33.3 32 00011111 15 1 8 3 3 1010 010 80.0
33.3 32 00011111 15 1 10 2 2 1011 001 86.7
33.3 37 00100100 13 1 6 3 3 1000 010 76.9
33.3 37 00100100 13 1 8 2 2 1001 001 84.6
33.3 40 00100111 12 1 5 3 3 0111 010 75.0
33.3 40 00100111 12 1 7 2 2 1000 001 83.3
33.3 48 00101111 10 1 3 3 3 0101 010 70.0
33.3 48 00101111 10 1 5 2 2 0110 001 80.0
33.3 60 00111011 8 1 3 2 2 0100 001 75.0
33.3 60 00111011 8 1 5 1 1 0101 000 87.5
Caution The values in Table 19-24 do not guarantee the operation of the network system. Thoroughly
check the effect on the network system, taking into consideration oscillation errors and delays of
the CAN bus and CAN transceiver.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 863
19.16 Operation of CAN Controller
The processing procedure shown below is recommended to operate the CAN controller. Develop your program by
referring to this recommended processing procedure.
Remark m = 00 to 31
Figure 19-36. Initialization
START
Set
C0GMCS register.
Set
C0BRP register,
C0BTR register.
Set
C0IE register.
Set
C0MASK register.
Initialize
message buffers.
Set C0CTRL register.
(Set OPMODE bit.)
END
Set
C0GMCTRL register.
(Set GOM bit = 1)
Remark OPMODE: Normal operation mode, normal operation mode with ABT, receive-only mode, single-
shot mode, self-test mode
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
864
Figure 19-37. Re-initialization
START
Set
C0BRP register,
C0BTR register.
Set
C0IE register.
Set
C0MASK register.
Set C0CTRL register.
(Set OPMODE bit.)
END
Clear
OPMODE.
INIT mode? No
Yes
No
C0ERC and
C0INFO
register clear?
Initialize message
buffers.
Yes
Set CCERC bit.
Set CCERC bit = 1
Caution After setting the CAN module to the initialization mode, avoid setting the module to another
operation mode immediately after. If it is necessary to immediately set the module to another
operation mode, be sure to access registers other than the C0CTRL and C0GMCTRL registers
(e.g., set a message buffer).
Remark OPMODE: Normal operation mode, normal operation mode with ABT, receive-only mode, single-
shot mode, self-test mode
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 865
Figure 19-38. Message Buffer Initialization
START
Set
C0MCONFm register.
Set
C0MIDHm register,
C0MIDLm register.
Set
C0MDLCm register.
Clear
C0MDATAm register.
Set
C0MCTRLm register.
END
Transmit message
buffer?
Yes
No
Clear RDY bit.
Set RDY bit = 0
Clear RDY bit = 1
RDY bit = 1?
RDY bit = 0?
No
Yes
Yes
Set RDY bit.
Set RDY bit = 1
Clear RDY bit = 0
No
Cautions 1. Before a message buffer is initialized, the RDY bit must be cleared.
2. Make the following settings for message buffers not used by the application.
• Clear the C0MCTRLm.RDY, C0MCTRLm.TRQ, and C0MCTRLm.DN bits to 0.
• Clear the C0MCONFm.MA0 bit to 0.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
866
Figure 19-39 shows the processing for a receive message buffer (C0MCONFm.MT2 to C0MCONFm.MT0 bits =
001B to 101B).
Figure 19-39. Message Buffer Redefinition
No
Ye s
Note
No
Ye s
Ye s
No
START
Set
message buffers.
END
RDY = 1?
Clear RDY bit.
Set RDY bit = 0
Clear RDY bit = 1
RDY = 0?
RSTAT = 0 or
VALID = 1?
Note 1
Clear VALID bit.
Set RDY bit.
Set RDY bit = 1
Clear RDY bit = 0
Wait for a period of 4 CAN data
bits.
Note 2
Notes 1. If redefinition is performed during a message reception, confirm that a message is being received
because the RDY bit must be set after a message is completely received.
2. This 4-bit period may redefine the message buffer while a message is received and stored.
<R>
<R>
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 867
Figure 19-40 shows the processing for a transmit message buffer during transmission (MT2 to MT0 bits of
C0MCONFm register = 000B).
Figure 19-40. Message Buffer Redefinition During Transmission
No
Ye s
Remote frame
Data frame
= 0
= 1
Ye s
No
START
END
RDY bit = 0?
Data frame or remote frame?
Set RDY bit.
Set RDY bit = 1
Clear RDY bit = 0
Set C0MDATAxm,
C0MDLCm registers.
Clear RTR bit of C0MCONFm
register.
Set C0MIDLm and C0MIDHm
registers.
Set C0MDLCm register.
Set RTR bit of C0MCONFm
register.
Set C0MIDLm and C0MIDHm
registers.
Transmit abort process
Clear RDY bit.
Set RDY bit = 0
Clear RDY bit = 1
Transmit?
Set TRQ bit.
Set TRQ bit = 1
Clear TRQ bit = 0
Wait for a period of 1 CAN data
bit.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
868
Figure 19-41 shows the processing for a transmit message buffer (C0MCONFm.MT2 to C0MCONFm.MT0 bits =
000B).
Figure 19-41. Message Transmit Processing
START
Set TRQ bit.
Set TRQ bit = 1
Clear TRQ bit = 0
END
TRQ bit = 0?
Yes
No
Clear RDY bit.
Set RDY bit = 0
Clear RDY bit = 1
Set RDY bit.
Set RDY bit = 1
Clear RDY bit = 0
RDY bit = 0?
Yes
No
Data frame
or
remote frame?
Remote frame
Data frame
Set RTR bit of C0MDLCm
register and C0MCONFm
register.
Set C0MIDLm and
C0MIDHm registers.
Set C0MDATAxm,
C0MDLCm registers.
Clear RTR bit of
C0MCONFm register.
Set C0MIDLm and
C0MIDHm registers.
Cautions 1. The RDY bit should be set before the TRQ bit is set.
2. The RDY bit and TRQ bit should not be set at the same time.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 869
Figure 19-42 shows the processing for a transmit message buffer (C0MCONFm.MT2 to C0MCONFm.MT0 bits =
000B).
Figure 19-42. ABT Message Transmit Processing
END
No
Ye s
= 0
Ye s
No
Ye s
No
Ye s
No
START
END
ABTTRG bit = 0?
Clear RDY bit
Set RDY bit = 0
Clear RDY bit = 1
RDY bit = 0?
Set RDY bit.
Set RDY bit = 1
Clear RDY bit = 0
Set ABTTRG bit.
Set ABTTRG bit = 1
Clear ABTTRG bit = 0
Set all ABT transmit messages?
TSTAT bit = 0?
Set C0MDATAxm register.
Set C0MDLCm register.
Clear RTR bit of C0MCONFm
register.
Set C0MIDLm and C0MIDHm
registers.
Caution The ABTTRG bit should be set to 1 after the TSTAT bit is cleared to 0. The checking of the
TSTAT bit and the setting for the ABTTRG bit to 1 must be continuous.
Remark This processing (message transmit processing with ABS) can only be applied to message buffers 0
to 7. For message buffers other than the ABT message buffers, see Figure 19-41.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
870
Figure 19-43. Transmission via Interrupt (Using C0LOPT register)
Start
END
Transmit completion
interrupt servicing
Read C0LOPT register.
Clear RDY bit.
Set RDY bit = 0
Clear RDY bit = 1
RDY bit = 0? No
Yes
Set RDY bit.
Set RDY bit = 1
Clear RDY bit = 0
Set TRQ bit.
Set TRQ bit = 1
Clear TRQ bit = 0
Data frame
or
remote frame?
Remote frame
Data frame
Set C0MDLCm register.
Set RTR bit of
C0MCONFm register.
Set C0MIDLm and
C0MIDHm registers.
Set C0MDATAxm,
C0MDLCm registers.
Clear RTR bit of
C0MCONFm register.
Set C0MIDLm and
C0MIDHm registers.
Cautions 1. The TRQ bit should be set after the RDY bit is set.
2. The RDY bit and TRQ bit should not be set at the same time.
Remark Check the MBON bit at the start and end of the interrupt routine to see if the message buffer and
transmit history register can be accessed, because a CAN sleep mode transition request which has
been held pending may be under execution. If the MBON bit is cleared (0), stop the processing
under execution. Re-execute the processing after the MBON bit is set (1) again. It is therefore
recommended to cancel the CAN sleep mode transition request before executing transmission
interrupt servicing.
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 871
Figure 19-44. Transmission via Interrupt (Using C0TGPT Register)
START
END
Clear RDY bit.
Set RDY bit = 0
Clear RDY bit = 1
TOVF bit = 1?
Clear TOVF bit.
Clear TOVF bit = 1
THPM bit = 1?
Yes
No
Yes
No
Transmit completion
interrupt servicing
Set RDY bit.
Set RDY bit = 1
Clear RDY bit = 0
Set TRQ bit.
Set RDY bit = 1
Clear RDY bit = 0
Read C0TGPT register.
RDY bit = 0?
Yes
No
Data frame
or
remote frame?
Remote frame
Data frame
Set C0MDLCm register.
Set RTR bit of
C0MCONFm register.
Set C0MIDLm and
C0MIDHm registers.
Set C0MDATAxm,
C0MDLCm registers.
Clear RTR bit of
C0MCONFm register.
Set C0MIDLm and
C0MIDHm registers.
Cautions 1. The TRQ bit should be set after the RDY bit is set.
2. The RDY bit and TRQ bit should not be set at the same time.
Remarks 1. Check the MBON bit at the start and end of the interrupt routine to see if the message buffer and
transmit history register can be accessed, because a CAN sleep mode transition request which
has been held pending may be under execution. If the MBON bit is cleared (0), stop the
processing under execution. Re-execute the processing after the MBON bit is set (1) again. It is
therefore recommended to cancel the CAN sleep mode transition request before executing
transmission interrupt servicing.
2. If the TOVF bit is set (1) again, the transmit history list contradicts. Therefore, scan all the
transmit message buffers that have completed transmission.
<R>
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
872
Figure 19-45. Transmission via Software Polling
START
END
Read C0TGPT register.
CINTS0 bit = 1?
TOVF bit = 1?
Clear TOVF bit.
Clear TOVF bit = 1
THPM bit = 1?
Yes
No
Yes
No
Yes
No
Clear CINTS0 bit.
Clear CINTS0 bit = 1
Clear RDY bit.
Set RDY bit = 0
Clear RDY bit = 1
Set RDY bit.
Set RDY bit = 1
Clear RDY bit = 0
Set TRQ bit.
Set TRQ bit = 1
Clear TRQ bit = 0
RDY bit = 0? No
Yes
Data frame
or
remote frame?
Set C0MDLCm register.
Set RTR bit of
C0MCONFm register.
Set C0MIDLm and
C0MIDHm registers.
Set C0MDATAxm,
C0MDLCm registers.
Clear RTR bit of
C0MCONFm register.
Set C0MIDLm and
C0MIDHm registers.
Remote frame
Data frame
Cautions 1. The TRQ bit should be set after the RDY bit is set.
2. The RDY bit and TRQ bit should not be set at the same time.
Remarks 1. Check the MBON bit at the start and end of the polling routine to see if the message buffer and
transmit history register can be accessed, because a CAN sleep mode transition request which
has been held pending may be under execution. If the MBON bit is cleared (0), stop the
processing under execution. Re-execute the processing after the MBON bit is set (1) again.
2. If the TOVF bit is set (1) again, the transmit history list contradicts. Therefore, scan all the
transmit message buffers that have completed transmission.
<R>
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 873
Figure 19-46. Transmission Abort Processing (Other Than in Normal Operation Mode with ABT)
START
No
Yes
END
Clear TRQ bit.
Set TRQ bit = 0
Clear TRQ bit = 1
TSTAT bit = 0? No
Wait for a period of
11 CAN data bits
Note
.
Yes
Read C0LOPT register.
Message buffer to
be aborted matches
C0LOPT register?
Transmission successful
Transmit abort
processing successful.
Note During a period of a total of 11 bits, 3 bits of interframe space and 8 bits of suspend transmission, the
transmission request may have already been acknowledged by the protocol layer. Consequently,
transmission may not be aborted but started even if the TRQ bit is cleared.
Cautions 1. Execute transmission abort processing by clearing the TRQ bit, not the RDY bit.
2. Before making a sleep mode transition request, confirm that there is no transmission
request left using this processing.
3. The TSTAT bit can be periodically checked by a user application or can be checked after
the transmit completion interrupt.
4. Do not execute a new transmission request that includes other message buffers while
transmission abort processing is in progress.
5. If data of the same message buffer are successively transmitted or if only one message
buffer is used, judgments whether transmission has been successfully executed or failed
may contradict. In such a case, make a judgment by using the history information of the
C0TGPT register.
<R>
<R>
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
874
Figure 19-47. Transmission Abort Processing Except for ABT Transmission
(Normal Operation Mode with ABT)
No
Ye s
No
Transmission successful
Transmit abort processing
successful.
Ye s
No
= 0
Ye s
START
Read C0LOPT register.
END
Clear TRQ bit.
Set TRQ bit = 0
Clear TRQ bit = 1
TSTAT bit =
0?
Message buffer to
be aborted matches C0LOPT
register?
Wait for a period of 11 CAN data
bitsNote.
ABTTRG bit = 0?
Clear ABTTRG bit.
Set ABTTRG bit = 0
Clear ABTTRG bit = 1
Note During a period of a total of 11 bits, 3 bits of interframe space and 8 bits of suspend transmission, the
transmission request may have already been acknowledged by the protocol layer. Consequently,
transmission may not be aborted but started even if the TRQ bit is cleared.
Cautions 1. Execute transmission request abort processing by clearing the TRQ bit, not the RDY bit.
2. Before making a sleep mode transition request, confirm that there is no transmission
request left using this processing.
3. The TSTAT bit can be periodically checked by a user application or can be checked after
the transmit completion interrupt.
4. Do not execute the new transmission request including in the other message buffers while
transmission abort processing is in progress.
5. If data of the same message buffer are successively transmitted or if only one message
buffer is used, judgments whether transmission has been successfully executed or failed
may contradict. In such a case, make a judgment by using the history information of the
C0TGPT register.
<R>
<R>
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 875
Figure 19-48 (a) shows processing that does not skip resuming the transmission of a message that was interrupted
when the transmission of an ABT message buffer was aborted.
Figure 19-48 (a). ABT Transmission Abort Processing (Normal Operation Mode with ABT)
END
ABTTRG bit = 0?
Yes
No
START
No
Yes
Clear ABTTRG bit.
Set ABTTRG bit = 0
Clear ABTTRG bit = 1
Set ABTCLR bit.
Set ABTCLR bit = 1.
Clear TRQ bit of message
buffer whose transmission
was aborted.
Transmit abort
Transmission start
pointer clear?
TSTAT bit = 0?
Yes
No
Cautions 1. Do not set any transmission requests while ABT transmission abort processing is in
progress.
2. Make a CAN sleep mode/CAN stop mode transition request after the ABTTRG bit is
cleared (after ABT mode is stopped) following the procedure shown in Figure 19-48 (a) or
(b). When clearing a transmission request in an area other than the ABT area, follow the
procedure shown in Figure 19-46.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
876
Figure 19-48 (b) shows the processing that does not skip resuming the transmission of a message that was
interrupted when the transmission of an ABT message buffer was aborted.
Figure 19-48 (b). ABT Transmission Request Abort Processing (Normal Operation Mode with ABT)
END
ABTTRG bit = 0?
Yes
No
START
No
Yes
Clear ABTTRG bit.
Set ABTTRG bit = 0
Clear ABTTRG bit = 1
Set ABTCLR bit.
Set ABTCLR bit = 1
Transmit abort
Transmission start
pointer clear?
Clear TRQ bit of message
buffer undergoing
transmission.
Cautions 1. Do not set any transmission requests while ABT transmission abort processing is in
progress.
2. Make a CAN sleep mode/CAN stop mode request after the ABTTRG bit is cleared (after
ABT mode is stopped) following the procedure shown in Figure 19-48 (a) or (b). When
clearing a transmission request in an area other than the ABT area, follow the procedure
shown in Figure 19-46.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 877
Figure 19-49. Reception via Interrupt (Using C0LIPT Register)
START
END
Read C0LIPT register.
DN bit = 0
and
MUC bit = 0
Note
Yes
No
Clear DN bit.
Clear DN bit = 1
Clear CINTS1 bit.
Clear CINTS1 bit = 1
Transmit abort
Read C0MDATAxm,
C0MDLCm, C0MIDLm, and
C0MIDHm registers.
Note Check the MUC and DN bits using one read access.
Remark Check the MBON bit at the start and end of the interrupt routine to see if the message buffer and
receive history register can be accessed, because a CAN sleep mode transition request which has
been held pending may be under execution. If the MBON bit is cleared (0), stop the processing
under execution. Re-execute the processing after the MBON bit is set (1) again. It is therefore
recommended to cancel the CAN sleep mode transition request before executing reception interrupt
servicing.
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
878
Figure 19-50. Reception via Interrupt (Using C0RGPT Register)
END
ROVF bit = 1?
Yes
No
Clear ROVF bit.
Clear ROVF bit = 1
RHPM bit = 1?
Yes
START
No
Clear DN bit.
Clear DN bit = 1
DN bit = 0
AND
MUC bit = 0
Note
Read C0MDATAxm,
C0MDLCm, C0MIDLm,
and C0MIDHm registers.
Yes
No
Receive completion
interrupt
Read C0RGPT register.
Read normal data. Read illegal data.
Note Check the MUC and DN bits using one read access.
Remarks 1. Check the MBON bit at the start and end of the interrupt routine to see if the message buffer and
receive history register can be accessed, because a CAN sleep mode transition request which
has been held pending may be under execution. If the MBON bit is cleared (0), stop the
processing under execution. Re-execute the processing after the MBON bit is set (1) again. It is
therefore recommended to cancel the CAN sleep mode transition request before executing
reception interrupt servicing.
2. If the ROVF bit has been once set (1), the receive history list contradicts. Therefore, scan all the
receive message buffers that have completed reception.
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 879
Figure 19-51. Reception via Software Polling
START
END
Read C0RGPT register
Yes
No
ROVF bit = 1?
Yes
No
Clear ROVF bit.
Clear ROVF bit = 1
Clear DN bit.
Clear DN bit = 1
RHPM bit = 1?
No
Yes
CINTS1 bit = 1? No
Yes
Clear CINTS1 bit.
Clear CINTS1 bit = 1
Read C0MDATAxm,
C0MDLCm, C0MIDLm,
and C0MIDHm registers.
DN bit = 0
AND
MUC bit = 0
Note
Read normal data. Read illegal data.
Note Check the MUC and DN bits using one read access.
Remarks 1. Check the MBON bit at the start and end of the polling routine to see if the message buffer and
receive history register can be accessed, because a CAN sleep mode transition request which
has been held pending may be under execution. If the MBON bit is cleared (0), stop the
processing under execution. Re-execute the processing after the MBON bit is set (1) again.
2. If the ROVF bit has been once set (1), the receive history list contradicts. Therefore, scan all the
receive message buffers that have completed reception.
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
880
Figure 19-52. Setting CAN Sleep Mode/Stop Mode
START (when PSMODE[1:0] = 00B)
PSMODE0 = 1?
Set PSMODE0 bit
Set PSMODE1 bit = 1
Clear PSMODE1 bit = 0
CAN sleep mode
END
Ye s
No
Set PSMODE1 bit.
Set PSMODE1 bit = 1
Clear PSMODE1 bit = 0
PSMODE1 = 1?
CAN stop mode
Request CAN sleep
mode again?
Set C0CTRL register.
(Set OPMODE.)
Ye s
No
Ye s
No
Access to registers other than
the C0CTRL and C0GMCTRL
registers.
INIT mode?
Ye s
No
Clear CINTS5 bit.
Clear CINTS5 bit = 1
Clear OPMODE.
Caution To abort transmission before making a request for the CAN sleep mode, perform processing
according to Figures 19-46 to 19-48.
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 881
Figure 19-53. Clear CAN Sleep/Stop Mode
START
END
Clear PSMODE1 bit.
Set PSMODE1 bit = 0
Clear PSMODE1 bit = 1
Clear PSMODE0 bit.
Set PSMODE0 bit = 0
Clear PSMODE0 bit = 1
Clear CINTS5 bit.
Clear CINTS5 bit = 1
After detect dominant edge
PSMODE0 bit = 0
CINTS5 bit = 1
(CAN bus clock not supplied)
Releasing CAN sleep mode
by CAN bus active
Clear CINTS5 bit.
Clear CINTS5 bit = 1
Clear PSMODE0 bit.
Set PSMODE0 bit = 0
Clear PSMODE0 bit = 1
(CAN bus clock supplied
Note
)
Releasing CAN sleep mode
by CAN bus active
After detect dominant edge
PSMODE0 bit = 0/1
CINTS5 bit = 1
CAN stop mode
CAN sleep mode
Releasing CAN sleep mode
by user
Note “When the CAN clock is supplied” means a status in which the CAN sleep mode is set without the CPU
standby mode set.
• In STOP mode
• In IDLE1, IDLE2 modes
• When the main clock is stopped in the subclock operation mode or sub-IDLE mode
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
882
Figure 19-54. Bus-off Recovery (Other Than in Normal Operation Mode with ABT)
START
BOFF bit = 1?
No
Yes
Set CCERC bit.
Set CCERC bit = 1
END
No
Yes
Set C0CTRL register.
(Clear OPMODE bit.)
Access to register other
than C0CTRL and
C0GMCTRL registers.
Forced recovery
from bus off?
Set C0CTRL register.
(Set OPMODE bit.)
Set C0CTRL register.
(Set OPMODE bit.)
Wait for recovery
from bus off.
Clear all TRQ bitsNote.
Note To initialize the message buffer by clearing the RDY bit before starting the bus-off recovery sequence,
clear all the TRQ bits.
Caution If a request to change the mode from the initialization mode to any operation mode is made
to execute the bus-off recovery sequence again during a bus-off recovery sequence, the
receive error counter (C0ERC.REC0 to REC6 bits) is cleared. It is therefore necessary to
detect 11 contiguous recessive bits 128 times on the bus again.
Remark OPMODE: Normal operation mode, normal operation mode with ABT, receive-only mode, single-
shot mode, self-test mode
<R>
<R>
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 883
Figure 19-55. Bus-off Recovery (Normal Operation Mode with ABT)
START
No
Yes
Set CCERC register.
Set CCERC bit = 1
END
No
Yes
Access to register other
than C0CTRL and
C0GMCTRL registers.
Set C0CTRL register.
(Set OPMODE bit.)
Set C0CTRL register.
(Set OPMODE.)
Clear all TRQ bitNote
BOFF bit = 1?
Set C0CTRL register.
(Clear OPMODE bit.)
Clear ABTTRG bit.
Set ABTTRG bit = 0
Clear ABTTRG bit = 1
Forced recovery
from bus off?
Wait for recovery
from bus off.
Note To initialize the message buffer by clearing the RDY bit before starting the bus-off recovery sequence,
clear all the TRQ bits.
Caution If a request to change the mode from the initialization mode to any operation mode is made
to execute the bus-off recovery sequence again during a bus-off recovery sequence, the
receive error counter (C0ERC.REC0 to REC6 bits) is cleared. It is therefore necessary to
detect 11 contiguous recessive bits 128 times on the bus again.
Remark OPMODE: Normal operation mode, normal operation mode with ABT, receive-only mode, single-
shot mode, self-test mode
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
884
Figure 19-56. Normal Shutdown Process
START
Clear GOM bit.
Set GOM bit = 0
Clear GOM bit = 1
Shutdown successful
GOM bit = 0,
EFSD bit = 0
END
INIT mode
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 885
Figure 19-57. Forced Shutdown Process
START
Set EFSD bit.
Set EFSD bit = 1
Clear GOM bit.
Set GOM bit = 0
Clear GOM bit = 1
Shutdown successful
GOM bit = 0,
EFSD bit = 0
End
Must be a continuous write.
GOM bit = 0?
Yes
No
Caution Do not read- or write-access any registers by software between setting the EFSD bit and
clearing the GOM bit.
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
886
Figure 19-58. Error Handling
START
CINTS2 bit = 1?
CINTS3 bit = 1? CINTS4 bit = 1?
Clear CINTS2 bit.
Clear CINTS2 bit = 1
END
Yes
No
No
Yes
No
Yes
Check CAN module state.
(read C0INFO register)
Check CAN protocol error state.
(read C0LEC register)
Clear CINTS3 bit.
Clear CINTS3 bit = 1
Clear CINTS4 bit.
Clear CINTS4 bit = 1
Error interrupt
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD 887
Figure 19-59. Setting CPU Standby (from CAN Sleep Mode)
START
Set PSMODE0 bit.
Set PSMODE0 bit = 1
Clear PSMODE0 bit = 0
Yes
No
PSMODE0 bit = 1?
CAN sleep mode
Set CPU standby mode.
END
Clear CINTS5 bit.
Clear CINTS5 bit = 1
Clear PSMODE0 bit.
Set PSMODE0 bit = 0
Clear PSMODE0 bit = 1
Yes
No
MBON bit = 0?
Yes
No
CINTS5 bit 1?
Note Check if the CPU is in the CAN sleep mode before setting it to the standby mode. The CAN sleep
mode may be released by wakeup after it is checked if the CPU is in the CAN sleep mode and before
the CPU is set in the standby mode.
<R>
CHAPTER 19 CAN CONTROLLER
User’s Manual U16541EJ5V1UD
888
Figure 19-60. Setting CPU Standby (from CAN Stop Mode)
START
END
Set PSMODE0 bit.
Set PSMODE0 bit = 1
Clear PSMODE0 bit = 0
PSMODE0 bit = 1?
PSMODE1 bit = 1?
No
Yes
No
Set PSMODE1 bit.
Set PSMODE1 bit = 1
Clear PSMODE1 bit = 0
Clear PSMODE0 bit.
Set PSMODE0 bit = 0
Clear PSMODE0 bit = 1
Clear CINTS5 bit
Note
Clear CINTS5 bit = 1
Yes
MBON bit = 1?
Yes
No
CAN stop mode
Set CPU standby mode.
CAN sleep mode
Note During wakeup interrupts
Caution The CAN stop mode can only be released by writing 01 to the C0CTRL.PSMODE1 and
C0CTRL.PSMODE0 bits. It cannot be released by changing the CAN bus.
<R>
User’s Manual U16541EJ5V1UD 889
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
The V850ES/SG2 and V850ES/SG2-H include a direct memory access (DMA) controller (DMAC) that executes
and controls DMA transfer.
The DMAC controls data transfer between memory and I/O, between memories, or between I/Os based on DMA
requests issued by the on-chip peripheral I/O (serial interface, timer/counter, and A/D converter), interrupts from
external input pins, or software triggers (memory refers to internal RAM or external memory).
20.1 Features
• 4 independent DMA channels
• Transfer unit: 8/16 bits
• Maximum transfer count: 65,536 (216)
• Transfer type: Two-cycle transfer
• Transfer mode: Single transfer mode
• Transfer requests
• Request by interrupts from on-chip peripheral I/O (serial interface, timer/counter, A/D converter) or interrupts
from external input pin
• Requests by software trigger
• Transfer targets
• Internal RAM ↔ Peripheral I/O
• Peripheral I/O ↔ Peripheral I/O
• Internal RAM ↔ External memory
• External memory ↔ Peripheral I/O
• External memory ↔ External memory
<R>
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD
890
20.2 Configuration
CPU
Internal RAM On-chip
peripheral I/O
On-chip peripheral I/O bus
Internal bus
Data
control
Address
control
Count
control
Channel
control
DMAC
V850ES/SG2, V850ES/SG2-H
Bus interface
External bus
External
RAM
External
ROM
External I/O
DMA source address
register n (DSAnH/DSAnL)
DMA transfer count
register n (DBCn)
DMA channel control
register n (DCHCn)
DMA destination address
register n (DDAnH/DDAnL)
DMA addressing control
register n (DADCn)
DMA trigger factor
register n (DTFRn)
Remark n = 0 to 3
<R>
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD 891
20.3 Registers
(1) DMA source address registers 0 to 3 (DSA0 to DSA3)
The DSA0 to DSA3 registers set the DMA source addresses (26 bits each) for DMA channel n (n = 0 to 3).
These registers are divided into two 16-bit registers, DSAnH and DSAnL.
These registers can be read or written in 16-bit units.
External memory or on-chip peripheral I/O
Internal RAM
IR
0
1
Specification of DMA transfer source
Set the address (A25 to A16) of the DMA transfer source
(default value is undefined).
During DMA transfer, the next DMA transfer source address is held.
When DMA transfer is completed, the DMA address set first is held.
SA25 to SA16
Set the address (A15 to A0) of the DMA transfer source
(default value is undefined).
During DMA transfer, the next DMA transfer source address is held.
When DMA transfer is completed, the DMA address set first is held.
SA15 to SA0
After reset: Undefined R/W Address: DSA0H FFFFF082H, DSA1H FFFFF08AH,
DSA2H FFFFF092H, DSA3H FFFFF09AH,
DSA0L FFFFF080H, DSA1L FFFFF088H,
DSA2L FFFFF090H, DSA3L FFFFF098H
DSAnL
(n = 0 to 3)
SA15 SA14 SA13 SA12 SA6 SA5 SA4 SA3 SA2 SA1 SA0SA7SA8SA9SA10SA11
DSAnH
(n = 0 to 3)
IR
000
SA22 SA21 SA20 SA19 SA18 SA17 SA16SA23SA24SA25
00
Cautions 1. Be sure to clear bits 14 to 10 of the DSAnH register to 0.
2. Set the DSAnH and DSAnL registers at the following timing when DMA transfer is
disabled (DCHCn.Enn bit = 0).
• Period from after reset to start of first DMA transfer
• Period from after channel initialization by DCHCn.INITn bit to start of DMA transfer
• Period from after completion of DMA transfer (DCHCn.TCn bit = 1) to start of the next
DMA transfer
3. When the value of the DSAn register is read, two 16-bit registers, DSAnH and DSAnL,
are read. If reading and updating conflict, the value being updated may be read (see
20.13 Cautions).
4. Following reset, set the DSAnH, DSAnL, DDAnH, DDAnL, and DBCn registers before
starting DMA transfer. If these registers are not set, the operation when DMA transfer
is started is not guaranteed.
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD
892
(2) DMA destination address registers 0 to 3 (DDA0 to DDA3)
The DDA0 to DDA3 registers set the DMA destination address (26 bits each) for DMA channel n (n = 0 to 3).
These registers are divided into two 16-bit registers, DDAnH and DDAnL.
These registers can be read or written in 16-bit units.
External memory or on-chip peripheral I/O
Internal RAM
IR
0
1
Specification of DMA transfer destination
Set an address (A25 to A16) of DMA transfer destination
(default value is undefined).
During DMA transfer, the next DMA transfer destination address is held.
When DMA transfer is completed, the DMA transfer source address set
first is held.
DA25 to DA16
Set an address (A15 to A0) of DMA transfer destination
(default value is undefined).
During DMA transfer, the next DMA transfer destination address is held.
When DMA transfer is completed, the DMA transfer source address set
first is held.
DA15 to DA0
After reset: Undefined R/W Address: DDA0H FFFFF086H, DDA1H FFFFF08EH,
DA2H FFFFF096H, DDA3H FFFFF09EH,
DDA0L FFFFF084H, DDA1L FFFFF08CH,
DDA2L FFFFF094H, DDA3L FFFFF09CH
DDAnL
(n = 0 to 3)
DA15 DA14 DA13 DA12 DA6 DA5 DA4 DA3 DA2 DA1 DA0DA7DA8DA9DA10DA11
DDAnH
(n = 0 to 3)
IR
000
DA22 DA21 DA20 DA19 DA18 DA17 DA16DA23DA24DA25
00
Cautions 1. Be sure to clear bits 14 to 10 of the DDAnH register to 0.
2. Set the DDAnH and DDAnL registers at the following timing when DMA transfer is
disabled (DCHCn.Enn bit = 0).
• Period from after reset to start of first DMA transfer
• Period from after channel initialization by DCHCn.INITn bit to start of DMA transfer
• Period from after completion of DMA transfer (DCHCn.TCn bit = 1) to start of the next
DMA transfer
3. When the value of the DDAn register is read, two 16-bit registers, DDAnH and DDAnL,
are read. If reading and updating conflict, a value being updated may be read (see
20.13 Cautions).
4. Following reset, set the DSAnH, DSAnL, DDAnH, DDAnL, and DBCn registers before
starting DMA transfer. If these registers are not set, the operation when DMA transfer
is started is not guaranteed.
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD 893
(3) DMA byte count registers 0 to 3 (DBC0 to DBC3)
The DBC0 to DBC3 registers are 16-bit registers that set the byte transfer count for DMA channel n (n = 0 to 3).
These registers hold the remaining transfer count during DMA transfer.
These registers are decremented by 1 per one transfer regardless of the transfer data unit (8/16 bits), and the
transfer is terminated if a borrow occurs.
These registers can be read or written in 16-bit units.
Byte transfer count 1 or remaining byte transfer count
Byte transfer count 2 or remaining byte transfer count
:
Byte transfer count 65,536 (216) or remaining byte transfer count
BC15 to
BC0
0000H
0001H
:
FFFFH
Byte transfer count setting or remaining
byte transfer count during DMA transfer
After reset: Undefined R/W Address: DBC0 FFFFF0C0H, DBC1 FFFFF0C2H,
DBC2 FFFFF0C4H, DBC3 FFFFF0C6H
DBCn
(n = 0 to 3)
15
BC15
14
BC14
13
BC13
12
BC12
11
BC11
10
BC10
9
BC9
8
BC8
7
BC7
6
BC6
5
BC5
4
BC4
3
BC3
2
BC2
1
BC1
0
BC0
The number of transfer data set first is held when DMA transfer is complete.
Cautions 1. Set the DBCn register at the following timing when DMA transfer is disabled
(DCHCn.Enn bit = 0).
• Period from after reset to start of first DMA transfer
• Period from after channel initialization by DCHCn.INITn bit to start of DMA transfer
• Period from after completion of DMA transfer (DCHCn.TCn bit = 1) to start of the next
DMA transfer
2. Following reset, set the DSAnH, DSAnL, DDAnH, DDAnL, and DBCn registers before
starting DMA transfer. If these registers are not set, the operation when DMA transfer
is started is not guaranteed.
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD
894
(4) DMA addressing control registers 0 to 3 (DADC0 to DADC3)
The DADC0 to DADC3 registers are 16-bit registers that control the DMA transfer mode for DMA channel n (n
= 0 to 3).
These registers can be read or written in 16-bit units.
Reset sets these registers to 0000H.
DADCn
(n = 0 to 3)
8 bits
16 bits
DS0
0
1
Setting of transfer data size
Increment
Decrement
Fixed
Setting prohibited
SAD1
0
0
1
1
SAD0
0
1
0
1
Setting of count direction of the transfer source address
Increment
Decrement
Fixed
Setting prohibited
DAD1
0
0
1
1
DAD0
0
1
0
1
Setting of count direction of the destination address
After reset: 0000H R/W Address: DADC0 FFFFF0D0H, DADC1 FFFFF0D2H,
DADC2 FFFFF0D4H, DADC3 FFFFF0D6H
SAD1 SAD0 DAD1 DAD0 0 0 0 0
0DS000 00 0 0
89101112131415
01234567
Cautions 1. Be sure to clear bits 15, 13 to 8, and 3 to 0 of the DADCn register to 0.
2. Set the DADCn register at the following timing when DMA transfer is disabled
(DCHCn.Enn bit = 0).
• Period from after reset to start of first DMA transfer
• Period from after channel initialization by DCHCn.INITn bit to start of DMA transfer
• Period from after completion of DMA transfer (DCHCn.TCn bit = 1) to start of the next
DMA transfer
3. The DS0 bit specifies the size of the transfer data, and does not control bus sizing. If
8-bit data (DS0 bit = 0) is set, therefore, the lower data bus is not always used.
4. If the transfer data size is set to 16 bits (DS0 bit = 1), transfer cannot be started from an
odd address. Transfer is always started from an address with the first bit of the lower
address aligned to 0.
5. If DMA transfer is executed on an on-chip peripheral I/O register (as the transfer
source or destination), be sure to specify the same transfer size as the register size.
For example, to execute DMA transfer on an 8-bit register, be sure to specify 8-bit
transfer.
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD 895
(5) DMA channel control registers 0 to 3 (DCHC0 to DCHC3)
The DCHC0 to DCHC3 registers are 8-bit registers that control the DMA transfer operating mode for DMA
channel n.
These registers can be read or written in 8-bit or 1-bit units. (However, bit 7 is read-only and bits 1 and 2 are
write-only. If bit 1 or 2 is read, the read value is always 0)
Reset sets these registers to 00H.
DCHCn
(n = 0 to 3)
DMA transfer had not completed.
DMA transfer had completed.
It is set to 1 on the last DMA transfer and cleared to 0 when it is read.
TCnNote 1
0
1
Status flag indicates whether DMA transfer
through DMA channel n has completed or not
DMA transfer disabled
DMA transfer enabled
DMA transfer is enabled when the Enn bit is set to 1.
When DMA transfer is completed (when a terminal count is generated), this bit is
automatically cleared to 0.
To abort DMA transfer, clear the Enn bit to 0 by software. To resume, set the Enn
bit to 1 again.
When aborting or resuming DMA transfer, however, be sure to observe the
procedure described in 20.13 Cautions.
Enn
0
1
Setting of whether DMA transfer through
DMA channel n is to be enabled or disabled
This is a software startup trigger of DMA transfer.
If this bit is set to 1 in the DMA transfer enable state (TCn bit = 0, Enn
bit = 1), DMA transfer is started.
STGnNote 2
After reset: 00H R/W Address: DCHC0 FFFFF0E0H, DCHC1 FFFFF0E2H,
DCHC2 FFFFF0E4H, DCHC3 FFFFF0E6H
TCnNote 1 0 0 0 0 INITnNote 2 STGnNote 2 Enn
<0><1><2>3456<7>
INITnNote 2 If the INITn bit is set to 1 with DMA transfer disabled (Enn bit = 0), the
DMA transfer status can be initialized.
When re-setting the DMA transfer status (re-setting the DDAnH, DDAnL,
DSAnH, DSAnL, DBCn, and DADCn registers) before DMA transfer is
completed (before the TCn bit is set to 1), be sure to initialize the DMA
channel.
When initializing the DMA controller, however, be sure to observe the
procedure described in 20.13 Cautions.
Notes 1. The TCn bit is read-only.
2. The INITn and STGn bits are write-only.
Cautions 1. Be sure to clear bits 6 to 3 of the DCHCn register to 0.
2. When DMA transfer is completed (when a terminal count is generated), the Enn bit is
cleared to 0 and then the TCn bit is set to 1. If the DCHCn register is read while its bits
are being updated, a value indicating “transfer not completed and transfer is disabled”
(TCn bit = 0 and Enn bit = 0) may be read.
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD
896
(6) DMA trigger factor registers 0 to 3 (DTFR0 to DTFR3)
The DTFR0 to DTFR3 registers are 8-bit registers that control the DMA transfer start trigger via interrupt
request signals from on-chip peripheral I/O.
The interrupt request signals set by these registers serve as DMA transfer start factors.
These registers can be read or written in 8-bit units. However, DFn bit can be read or written in 1-bit units.
Reset sets these registers to 00H.
(1/2)
DTFRn
(n = 0 to 3)
No DMA transfer request
DMA transfer request
DFnNote
0
1
DMA transfer request status flag
After reset: 00H R/W Address: DTFR0 FFFFF810H, DTFR1 FFFFF812H,
DTFR2 FFFFF814H, DTFR3 FFFFF816H
DFn 0 IFCn5 IFCn4 IFCn3 IFCn2 IFCn1 IFCn0
0123456<7>
Note Do not set the DFn bit to “1” by software. Write 0 to this bit to clear a DMA transfer request if an
interrupt that is specified as the cause of starting DMA transfer occurs while DMA transfer is
disabled.
Caution Set the IFCn5 to IFCn0 bits at the following timing when DMA transfer is disabled
(DCHCn.Enn bit = 0).
• Period from after reset to start of first DMA transfer
• Period from after channel initialization by DCHCn.INITn bit to start of DMA transfer
• Period from after completion of DMA transfer (DCHCn.TCn bit = 1) to start of the next
DMA transfer
Remark For the IFCn5 to IFCn0 bits, see Table 20-1 DMA Start Factors.
<R>
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD 897
(2/2)
Cautions 2. Be sure to follow the steps below when changing the DTFRn register settings.
[V850ES/SG2]
• When the values to be set to bits IFCn5 to IFCn0 are not set to bits IFCm5 to IFCm0
of another channel (n = 0 to 3, m = 0 to 3, n ≠ m)
<1> Stop the DMAn operation of the channel to be rewritten (DCHCn.Enn bit = 0).
<2> Change the DTFRn register settings. (Be sure to set DFn bit = 0 and change
the settings in the 8-bit manipulation.)
<3> Confirm that DFn bit = 0. (Stop the interrupt generation source operation
beforehand.)
<4> Enable the DMAn operation (Enn bit = 1).
• When the values to be set to bits IFCn5 to IFCn0 are set to bits IFCm5 to IFCm0 of
another channel (n = 0 to 3, m = 0 to 3, n ≠ m)
<1> Stop the DMAn operation of the channel to be rewritten (DCHCn.Enn bit = 0).
<2> Stop the DMAm operation of the channel where the same values are set to bits
IFCm5 to IFCm0 as the values to be used to rewrite bits IFCn5 to IFCn0
(DCHCm.Emm bit = 0).
<3> Change the DTFRn register settings. (Be sure to set DFn bit = 0 and change
the settings in the 8-bit manipulation.)
<4> Confirm that bits DFn and DFm = 0. (Stop the interrupt generation source
operation beforehand.)
<5> Enable the DMAn operation (bits Enn and Emm = 1).
[V850ES/SG2-H]
• To change the setting of the DTFRn register, be sure to stop DMAm of the channel
with a priority lower than that of DMAn of the channel to be rewritten.
<1> Stop the DMAn operation of the channel to be rewritten (DCHCn.Enn bit = 0).
<2> Stop DMAm of the channel with a priority lower than that of DMAn of the
channel to be rewritten.
<3> Change the DTFRn register settings. (Be sure to set DFn bit = 0 and change
the settings in the 8-bit manipulation.)
<4> Confirm that bits DFn and DFm = 0. (Stop the interrupt generation source
operation beforehand.)
<5> Enable the DMAn operation (bits Enn and Emm = 1).
3. An interrupt request that is generated in the standby mode (IDEL1, IDLE2, STOP, or
sub-IDLE mode) does not start the DMA transfer cycle (nor is the DFn bit set to 1).
4. If a DMA start factor is selected by the IFCn5 to IFCn0 bits, the DFn bit is set to 1 when
an interrupt occurs from the selected on-chip peripheral I/O, regardless of whether the
DMA transfer is enabled or disabled. If DMA is enabled in this status, DMA transfer is
immediately started.
Remark For the IFCn5 to IFCn0 bits, see Table 20-1 DMA Start Factors.
<R>
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD
898
Table 20-1. DMA Start Factors (1/2)
IFCn5 IFCn4 IFCn3 IFCn2 IFCn1 IFCn0 Interrupt Source
0 0 0 0 0 0 DMA request by interrupt disabled
0 0 0 0 0 1 INTP0
0 0 0 0 1 0 INTP1
0 0 0 0 1 1 INTP2
0 0 0 1 0 0 INTP3
0 0 0 1 0 1 INTP4
0 0 0 1 1 0 INTP5
0 0 0 1 1 1 INTP6
0 0 1 0 0 0 INTP7
0 0 1 0 0 1 INTTQ0OV
0 0 1 0 1 0 INTTQ0CC0
0 0 1 0 1 1 INTTQ0CC1
0 0 1 1 0 0 INTTQ0CC2
0 0 1 1 0 1 INTTQ0CC3
0 0 1 1 1 0 INTTP0OV
0 0 1 1 1 1 INTTP0CC0
0 1 0 0 0 0 INTTP0CC1
0 1 0 0 0 1 INTTP1OV
0 1 0 0 1 0 INTTP1CC0
0 1 0 0 1 1 INTTP1CC1
0 1 0 1 0 0 INTTP2OV
0 1 0 1 0 1 INTTP2CC0
0 1 0 1 1 0 INTTP2CC1
0 1 0 1 1 1 INTTP3CC0
0 1 1 0 0 0 INTTP3CC1
0 1 1 0 0 1 INTTP4CC0
0 1 1 0 1 0 INTTP4CC1
0 1 1 0 1 1 INTTP5CC0
0 1 1 1 0 0 INTTP5CC1
0 1 1 1 0 1 INTTM0EQ0
0 1 1 1 1 0 INTCB0R/INTIIC1Note
0 1 1 1 1 1 INTCB0T
1 0 0 0 0 0 INTCB1R
1 0 0 0 0 1 INTCB1T
1 0 0 0 1 0 INTCB2R
1 0 0 0 1 1 INTCB2T
1 0 0 1 0 0 INTCB3R
1 0 0 1 0 1 INTCB3T
1 0 0 1 1 0 INTUA0R/INTCB4R
1 0 0 1 1 1 INTUA0T/INTCB4T
1 0 1 0 0 0 INTUA1R/INTIIC2Note
1 0 1 0 0 1 INTUA1T
1 0 1 0 1 0 INTUA2R/INTIIC0Note
Note I
2C bus version (Y products) only
Remark n = 0 to 3
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD 899
Table 20-1. DMA Start Factors (2/2)
IFCn5 IFCn4 IFCn3 IFCn2 IFCn1 IFCn0 Interrupt Source
1 0 1 0 1 1 INTUA2T
1 0 1 1 0 0 INTAD
1 0 1 1 0 1 INTKR
1 0 1 1 1 0 INTERRNote
1 0 1 1 1 1 INTSTANote
1 1 0 0 0 0 INTIE1Note
Other than above Setting prohibited
Note IEBus controller version only
Remark n = 0 to 3
20.4 Transfer Targets
Table 20-2 shows the relationship between the transfer targets (√: Transfer enabled, ×: Transfer disabled).
Table 20-2. Relationship Between Transfer Targets
Transfer Destination
Internal ROM On-Chip
Peripheral I/O
Internal RAM External Memory
On-chip peripheral I/O × √ √ √
Internal RAM × √ × √
External memory × √ √ √
Source
Internal ROM × × × ×
Caution The operation is not guaranteed for combinations of transfer destination and source marked with
“×” in Table 20-2.
20.5 Transfer Modes
Single transfer is supported as the transfer mode.
In single transfer mode, the bus is released at each byte/halfword transfer. If there is a subsequent DMA transfer
request, transfer is performed again once. This operation continues until a terminal count occurs.
When the DMAC has released the bus, if another higher priority DMA transfer request is issued, the higher priority
DMA request always takes precedence.
If a new transfer request of the same channel and a transfer request of another channel with a lower priority are
generated in a transfer cycle, DMA transfer of the channel with the lower priority is executed after the bus is released
to the CPU (the new transfer request of the same channel is ignored in the transfer cycle).
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD
900
20.6 Transfer Types
As a transfer type, the 2-cycle transfer is supported.
In two-cycle transfer, data transfer is performed in two cycles, a read cycle and a write cycle.
In the read cycle, the transfer source address is output and reading is performed from the source to the DMAC. In
the write cycle, the transfer destination address is output and writing is performed from the DMAC to the destination.
An idle cycle of one clock is always inserted between a read cycle and a write cycle. If the data bus width differs
between the transfer source and destination for DMA transfer of two cycles, the operation is performed as follows.
<16-bit data transfer>
<1> Transfer from 32-bit bus → 16-bit bus
A read cycle (the higher 16 bits are in a high-impedance state) is generated, followed by generation of a
write cycle (16 bits).
<2> Transfer from 16-/32-bit bus to 8-bit bus
A 16-bit read cycle is generated once, and then an 8-bit write cycle is generated twice.
<3> Transfer from 8-bit bus to 16-/32-bit bus
An 8-bit read cycle is generated twice, and then a 16-bit write cycle is generated once.
<4> Transfer between 16-bit bus and 32-bit bus
A 16-bit read cycle is generated once, and then a 16-bit write cycle is generated once.
For DMA transfer executed to an on-chip peripheral I/O register (transfer source/destination), be sure to specify the
same transfer size as the register size. For example, for DMA transfer to an 8-bit register, be sure to specify byte (8-
bit) transfer.
Remark The bus width of each transfer target (transfer source/destination) is as follows.
• On-chip peripheral I/O: 16-bit bus width
• Internal RAM: 32-bit bus width
• External memory: 8-bit or 16-bit bus width
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD 901
20.7 DMA Channel Priorities
The DMA channel priorities are fixed as follows.
DMA channel 0 > DMA channel 1 > DMA channel 2 > DMA channel 3
The priorities are checked for every transfer cycle.
20.8 Time Related to DMA Transfer
The time required to respond to a DMA request, and the minimum number of clocks required for DMA transfer are
shown below.
Single transfer: DMA response time (<1>) + Transfer source memory access (<2>) + 1Note 1 + Transfer
destination memory access (<2>)
DMA Cycle Minimum Number of Execution Clocks
<1> DMA request response time 4 clocks (MIN.) + Noise elimination timeNote 2
External memory access Depends on connected memory.
Internal RAM access 2 clocksNote 3
<2> Memory access
Peripheral I/O register access 3 clocks + Number of wait cycles specified by VSWC registerNote 4
Notes 1. One clock is always inserted between a read cycle and a write cycle in DMA transfer.
2. If an external interrupt (INTPn) is specified as the trigger to start DMA transfer, noise elimination time is
added (n = 0 to 7).
3. Two clocks are required for a DMA cycle.
4. More wait cycles are necessary for accessing a specific peripheral I/O register (for details, see 3.4.9 (2)).
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD
902
20.9 DMA Transfer Start Factors
There are two types of DMA transfer start factors, as shown below.
(1) Request by software
If the STGn bit is set to 1 while the DCHCn.TCn bit = 0 and Enn bit = 1 (DMA transfer enabled), DMA transfer
is started.
To request the next DMA transfer cycle immediately after that, confirm, by using the DBCn register, that the
preceding DMA transfer cycle has been completed, and set the STGn bit to 1 again (n = 0 to 3).
TCn bit = 0, Enn bit = 1
↓
STGn bit = 1 … Starts the first DMA transfer.
↓
Confirm that the contents of the DBCn register have been updated.
STGn bit = 1 … Starts the second DMA transfer.
↓
:
↓
Generation of terminal count … Enn bit = 0, TCn bit = 1, and INTDMAn signal is generated.
(2) Request by on-chip peripheral I/O
If an interrupt request is generated from the on-chip peripheral I/O set by the DTFRn register when the
DCHCn.TCn bit = 0 and Enn bit = 1 (DMA transfer enabled), DMA transfer is started.
Cautions 1. Two start factors (software trigger and hardware trigger) cannot be used for one DMA
channel. If two start factors are simultaneously generated for one DMA channel, only one
of them is valid. The start factor that is valid cannot be identified.
2. A new transfer request that is generated after the preceding DMA transfer request was
generated or in the preceding DMA transfer cycle is ignored (cleared).
3. The transfer request interval of the same DMA channel varies depending on the setting of
bus wait in the DMA transfer cycle, the start status of the other channels, or the external
bus hold request. In particular, as described in Caution 2, a new transfer request that is
generated for the same channel before the DMA transfer cycle or during the DMA transfer
cycle is ignored. Therefore, the transfer request intervals for the same DMA channel must
be sufficiently separated by the system. When the software trigger is used, completion of
the DMA transfer cycle that was generated before can be checked by updating the DBCn
register.
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD 903
20.10 DMA Abort Factors
DMA transfer is aborted if a bus hold occurs.
The same applies if transfer is executed between the internal memory/on-chip peripheral I/O and internal
memory/on-chip peripheral I/O.
When the bus hold is cleared, DMA transfer is resumed.
20.11 End of DMA Transfer
When DMA transfer has been completed the number of times set to the DBCn register and when the DCHCn.Enn
bit is cleared to 0 and TCn bit is set to 1, a DMA transfer end interrupt request signal (INTDMAn) is generated for the
interrupt controller (INTC) (n = 0 to 3).
The V850ES/SG2 and V850ES/SG2-H do not output a terminal count signal to an external device. Therefore,
confirm completion of DMA transfer by using the DMA transfer end interrupt or polling the TCn bit.
20.12 Operation Timing
Figures 20-1 to 20-4 show DMA operation timing.
<R>
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD
904
Figure 20-1. Priority of DMA (1)
Preparation
for transfer Read Write
Idle
End
processing
DMA2
processing
CPU processing
DMA1 processing
CPU processing
CPU processing DMA0 processing
DMA0 transfer request
System clock
DMA1 transfer request
DMA2 transfer request
DMA transfer
Mode of processing
DF0 bit
DF1 bit
DF2 bit
Preparation
for transfer Read Write
Idle
End
processing Preparation
for transfer Read
Remarks 1. Transfer in the order of DMA0 → DMA1 → DMA2
2. In the case of transfer between external memory spaces (multiplexed bus, no wait)
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD 905
Figure 20-2. Priority of DMA (2)
Preparation
for transfer Read Write
Idle
DMA0 transfer request
System clock
DMA1 transfer request
DMA2 transfer request
DMA transfer
Mode of processing
DF0 bit
DF1 bit
DF2 bit
CPU processing DMA0 processing CPU processing DMA1 processing CPU processing DMA0
processing
Read Write
Idle
End
processing Read
Preparation
for transfer Preparation
for transfer
End
processing
Remarks 1. Transfer in the order of DMA0 → DMA1 → DMA0 (DMA2 is held pending.)
2. In the case of transfer between external memory spaces (multiplexed bus, no wait)
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD
906
Figure 20-3. Period in Which DMA Transfer Request Is Ignored (1)
Preparation
for transfer Read cycle Write cycle
Idle
End
processing
DMA transfer
Mode of processing
DFn bit
System clock
Transfer request generated
after this can be acknowledged
DMA0 processing CPU processingCPU processing
Note 2 Note 2
DMAn transfer
request
Note 1
Note 2
Notes 1. Interrupt from on-chip peripheral I/O, or software trigger (STGn bit)
2. New DMA request of the same channel is ignored between when the first request is generated and
the end processing is complete.
Remark In the case of transfer between external memory spaces (multiplexed bus, no wait)
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD 907
Figure 20-4. Period in Which DMA Transfer Request Is Ignored (2)
Preparation
for transfer Read Write
Idle
<1> <2> <3> <4>
CPU processing DMA0 processing CPU processing DMA1 processing CPU processing DMA0
processing
DMA0 transfer request
System clock
DMA1 transfer request
DMA2 transfer request
DMA transfer
Mode of processing
DF0 bit
DF1 bit
DF2 bit
Preparation
for transfer Read Write
Idle
Preparation
for transfer Read
End
processing End
processing
<1> DMA0 transfer request
<2> New DMA0 transfer request is generated during DMA0 transfer.
→ A DMA transfer request of the same channel is ignored during DMA transfer.
<3> Requests for DMA0 and DMA1 are generated at the same time.
→ DMA0 request is ignored (a DMA transfer request of the same channel during transfer is ignored).
→ DMA1 request is acknowledged.
<4> Requests for DMA0, DMA1, and DMA2 are generated at the same time.
→ DMA1 request is ignored (a DMA transfer request of the same channel during transfer is ignored).
→ DMA0 request is acknowledged according to priority. DMA2 request is held pending (transfer of DMA2 occurs next).
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD
908
20.13 Cautions
(1) Caution for VSWC register
When using the DMAC, be sure to set an appropriate value, in accordance with the operating frequency, to the
VSWC register.
When the default value (77H) of the VSWC register is used, or if an inappropriate value is set to the VSWC
register, the operation is not correctly performed (for details of the VSWC register, see 3.4.9 (1) (a) System
wait control register (VSWC)).
(2) Caution for DMA transfer executed on internal RAM
When executing the following instructions located in the internal RAM, do not execute a DMA transfer that
transfers data to/from the internal RAM (transfer source/destination), because the CPU may not operate
correctly afterward.
• Bit manipulation instruction located in internal RAM (SET1, CLR1, or NOT1)
• Data access instruction to misaligned address located in internal RAM
Conversely, when executing a DMA transfer to transfer data to/from the internal RAM (transfer
source/destination), do not execute the above two instructions.
(3) Caution for reading DCHCn.TCn bit (n = 0 to 3)
The TCn bit is cleared to 0 when it is read, but it is not automatically cleared even if it is read at a specific
timing. To accurately clear the TCn bit, add the following processing.
(a) When waiting for completion of DMA transfer by polling TCn bit
Confirm that the TCn bit has been set to 1 (after TCn bit = 1 is read), and then read the TCn bit three more
times.
(b) When reading TCn bit in interrupt servicing routine
Execute reading the TCn bit three times.
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD 909
(4) DMA transfer initialization procedure (setting DCHCn.INITn bit to 1)
Even if the INITn bit is set to 1 when the channel executing DMA transfer is to be initialized, the channel may
not be initialized. To accurately initialize the channel, execute either of the following two procedures.
(a) Temporarily stop transfer of all DMA channels
Initialize the channel executing DMA transfer using the procedure in <1> to <7> below.
Note, however, that TCn bit is cleared to 0 when step <5> is executed. Make sure that the other
processing programs do not expect that the TCn bit is 1.
<1> Disable interrupts (DI).
<2> Read the DCHCn.Enn bit of DMA channels other than the one to be forcibly terminated, and transfer
the value to a general-purpose register.
<3> Clear the Enn bit of the DMA channels used (including the channel to be forcibly terminated) to 0. To
clear the Enn bit of the last DMA channel, execute the clear instruction twice. If the target of DMA
transfer (transfer source/destination) is the internal RAM, execute the instruction three times.
Example: Execute instructions in the following order if channels 0, 1, and 2 are used (if the target of
transfer is not the internal RAM).
• Clear DCHC0.E00 bit to 0.
• Clear DCHC1.E11 bit to 0.
• Clear DCHC2.E22 bit to 0.
• Clear DCHC2.E22 bit to 0 again.
<4> Set the INITn bit of the channel to be forcibly terminated to 1.
<5> Read the TCn bit of each channel not to be forcibly terminated. If both the TCn bit and the Enn bit
read in <2> are 1 (logical product (AND) is 1), clear the saved Enn bit to 0.
<6> After the operation in <5>, write the Enn bit value to the DCHCn register.
<7> Enable interrupts (EI).
Caution Be sure to execute step <5> above to prevent illegal setting of the Enn bit of the channels
whose DMA transfer has been normally completed between <2> and <3>.
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD
910
(b) Repeatedly execute setting INITn bit until transfer is forcibly terminated correctly
<1> Suppress a request from the DMA request source of the channel to be forcibly terminated (stop
operation of the on-chip peripheral I/O).
<2> Check that the DMA transfer request of the channel to be forcibly terminated is not held pending, by
using the DTFRn.DFn bit. If a DMA transfer request is held pending, wait until execution of the
pending request is completed.
<3> When it has been confirmed that the DMA request of the channel to be forcibly terminated is not held
pending, clear the Enn bit to 0.
<4> Again, clear the Enn bit of the channel to be forcibly terminated.
If the target of transfer for the channel to be forcibly terminated (transfer source/destination) is the
internal RAM, execute this operation once more.
<5> Copy the initial number of transfers of the channel to be forcibly terminated to a general-purpose
register.
<6> Set the INITn bit of the channel to be forcibly terminated to 1.
<7> Read the value of the DBCn register of the channel to be forcibly terminated, and compare it with the
value copied in <5>. If the two values do not match, repeat operations <6> and <7>.
Remarks 1. When the value of the DBCn register is read in <7>, the initial number of transfers is read if
forced termination has been correctly completed. If not, the remaining number of transfers is
read.
2. Note that method (b) may take a long time if the application frequently uses DMA transfer for a
channel other than the DMA channel to be forcibly terminated.
(5) Procedure of temporarily stopping DMA transfer (clearing Enn bit)
Stop and resume the DMA transfer under execution using the following procedure.
<1> Suppress a transfer request from the DMA request source (stop the operation of the on-chip peripheral
I/O).
<2> Check the DMA transfer request is not held pending, by using the DFn bit (check if the DFn bit = 0).
If a request is pending, wait until execution of the pending DMA transfer request is completed.
<3> If it has been confirmed that no DMA transfer request is held pending, clear the Enn bit to 0 (this
operation stops DMA transfer).
<4> Set the Enn bit to 1 to resume DMA transfer.
<5> Resume the operation of the DMA request source that has been stopped (start the operation of the on-
chip peripheral I/O).
(6) Memory boundary
The operation is not guaranteed if the address of the transfer source or destination exceeds the area of the
DMA target (external memory, internal RAM, or on-chip peripheral I/O) during DMA transfer.
(7) Transferring misaligned data
DMA transfer of misaligned data with a 16-bit bus width is not supported.
If an odd address is specified as the transfer source or destination, the least significant bit of the address is
forcibly assumed to be 0.
CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)
User’s Manual U16541EJ5V1UD 911
(8) Bus arbitration for CPU
Because the DMA controller has a higher priority bus mastership than the CPU, a CPU access that takes place
during DMA transfer is held pending until the DMA transfer cycle is completed and the bus is released to the
CPU.
However, the CPU can access the internal ROM and internal RAM for which DMA transfer is not being
executed.
• The CPU can access the internal ROM and internal RAM when DMA transfer is being executed between the
external memory and on-chip peripheral I/O.
• The CPU can access the internal ROM when DMA transfer is being executed between the on-chip peripheral
I/O and internal RAM.
(9) Registers/bits that must not be rewritten during DMA operation
Set the following registers at the following timing when a DMA operation is not under execution.
[Registers]
• DSAnH, DSAnL, DDAnH, DDAnL, DBCn, and DADCn registers
• DTFRn.IFCn5 to DTFRn.IFCn0 bits
[Timing of setting]
• Period from after reset to start of the first DMA transfer
• Time after channel initialization to start of DMA transfer
• Period from after completion of DMA transfer (TCn bit = 1) to start of the next DMA transfer
(10) Be sure to set the following register bits to 0.
• Bits 14 to 10 of DSAnH register
• Bits 14 to 10 of DDAnH register
• Bits 15, 13 to 8, and 3 to 0 of DADCn register
• Bits 6 to 3 of DCHCn register
(11) DMA start factor
Care must be exercised when setting the same start trigger for multiple DMA channels.
If DMA transfers via such DMA channels are activated, the DMA channel with a lower priority may be
acknowledged prior to the DMA channel with a higher priority.
(12) Read values of DSAn and DDAn registers
Values in the middle of updating may be read from the DSAn and DDAn registers during DMA transfer (n = 0
to 3).
For example, if the DSAnH register and then the DSAnL register are read when the DMA transfer source
address (DSAn register) is 0000FFFFH and the count direction is incremental (DADCn.SAD1 and
DADCn.SAD0 bits = 00), the value of the DSAn register differs as follows, depending on whether DMA
transfer is executed immediately after the DSAnH register is read.
(a) If DMA transfer does not occur while DSAn register is read
<1> Read value of DSAnH register: DSAnH = 0000H
<2> Read value of DSAnL register: DSAnL = FFFFH
(b) If DMA transfer occurs while DSAn register is read
<1> Read value of DSAnH register: DSAnH = 0000H
<2> Occurrence of DMA transfer
<3> Incrementing DSAn register: DSAn = 00100000H
<4> Read value of DSAnL register: DSAnL = 0000H
<R>
<R>
User’s Manual U16541EJ5V1UD
912
CHAPTER 21 CRC FUNCTION
21.1 Functions
• CRC operation circuit for detection of data block errors
• Generation of 16-bit CRC code using a CRC-CCITT (X16 + X12 + X5 + 1) generation polynomial for blocks of data
of any length in 8-bit units
• CRC code is set to the CRC data register each time 1-byte data is transferred to the CRCIN register, after the
initial value is set to the CRCD register.
21.2 Configuration
The CRC function includes the following hardware.
Table 21-1. CRC Configuration
Item Configuration
Control registers CRC input register (CRCIN)
CRC data register (CRCD)
Figure 21-1. Block Diagram of CRC Register
CRC data register (CRCD) (16 bits)
CRC input register (CRCIN) (8 bits)
Internal bus
Internal bus
CRC code generator
CHAPTER 21 CRC FUNCTION
User’s Manual U16541EJ5V1UD 913
21.3 Registers
(1) CRC input register (CRCIN)
The CRCIN register is an 8-bit register for setting data.
This register can be read or written in 8-bit units.
Reset sets this register to 00H.
CRCIN
654321
After reset: 00H R/W Address: FFFFF310H
7 0
(2) CRC data register (CRCD)
The CRCD register is a 16-bit register that stores the CRC-CCITT operation results.
This register can be read or written in 16-bit units.
Reset sets this register to 0000H.
Caution Accessing the CRCD register is prohibited in the following statuses. For details, see 3.4.9 (2)
Accessing specific on-chip peripheral I/O registers.
• When the CPU operates with the subclock and the main clock oscillation is stopped
• When the CPU operates with the internal oscillation clock
CRCD
12 10 8 6 4 2
After reset: 0000H R/W Address: FFFFF312H
14 0
13 11 9 7 5 3
15 1
CHAPTER 21 CRC FUNCTION
User’s Manual U16541EJ5V1UD
914
21.4 Operation
An example of the CRC operation circuit is shown below.
Figure 21-2. CRC Operation Circuit Operation Example (LSB First)
(1) Setting of CRCIN = 01H
1189H
b15 b0
b0b7
CRC code is stored
(2) CRCD register read
The code when 01H is sent LSB first is (1000 0000). Therefore, the CRC code from generation polynomial X16 + X12
+ X5 + 1 becomes the remainder when (1000 0000) X16 is divided by (1 0001 0000 0010 0001) using the modulo-2
operation formula.
The modulo-2 operation is performed based on the following formula.
0 + 0 = 0
0 + 1 = 1
1 + 0 = 1
1 + 1 = 0
− 1 = 1
1 0001 0000 0010 0001 1000 0000 0000 0000 0000 0000
1000 1000 0001 0000 1
1000 0001 0000 1000 0
1000 1000 0001 0000 1
1001 0001 1000 1000
1000 1000
LSB
LSB
MSB
MSB
Therefore, the CRC code becomes . Since LSB first is used, this corresponds
to 1189H in hexadecimal notation.
1001
9811
0001 1000 1000
CHAPTER 21 CRC FUNCTION
User’s Manual U16541EJ5V1UD 915
21.5 Usage
How to use the CRC logic circuit is described below.
Figure 21-3. CRC Operation Flow
Start
Write of 0000H to CRCD register
CRCD register read CRCIN register write
Yes
No
Input data exists?
End
[Basic usage method]
<1> Write 0000H to the CRCD register.
<2> Write the required quantity of data to the CRCIN register.
<3> Read the CRCD register.
CHAPTER 21 CRC FUNCTION
User’s Manual U16541EJ5V1UD
916
Communication errors can easily be detected if the CRC code is transmitted/received along with transmit/receive
data when transmitting/receiving data consisting of several bytes.
The following is an illustration using the transmission of 12345678H (0001 0010 0011 0100 0101 0110 0111
1000B) LSB-first as an example.
Figure 21-4. CRC Transmission Example
78
Transmit/receive data
(12345678H)
CRC code
(08F6H)
56 34 12 F6 08
Setting procedure on transmitting side
<1> Write the initial value 0000H to the CRCD register.
<2> Write the 1 byte of data to be transmitted first to the transmit buffer register. (At this time, also write the
same data to the CRCIN register.)
<3> When transmitting several bytes of data, write the same data to the CRCIN register each time transmit
data is written to the transmit buffer register.
<4> After all the data has been transmitted, write the contents of the CRCD register (CRC code) to the
transmit buffer register and transmit them. (Since this is LSB first, transmit the data starting from the lower
bytes, then the higher bytes.)
Setting procedure on receiving side
<1> Write the initial value 0000H to the CRCD register.
<2> When reception of the first 1 byte of data is complete, write that receive data to the CRCIN register.
<3> If receiving several bytes of data, write the receive data to the CRCIN register upon every reception
completion. (In the case of normal reception, when all the receive data has been written to the CRCIN
register, the contents of the CRCD register on the receiving side and the contents of the CRCD register on
the transmitting side are the same.)
<4> Next, the CRC code is transmitted from the transmitting side, so write this data to the CRCIN register
similarly to receive data.
<5> When reception of all the data, including the CRC code, has been completed, reception was normal if the
contents of the CRCD register are 0000H. If the contents of the CRCD register are other than 0000H, this
indicates a communication error, so transmit a resend request to the transmitting side.
User’s Manual U16541EJ5V1UD 917
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
The V850ES/SG2 and V850ES/SG2-H are provided with a dedicated interrupt controller (INTC) for interrupt
servicing and can process a total of 56 to 61 interrupt requests.
An interrupt is an event that occurs independently of program execution, and an exception is an event whose
occurrence is dependent on program execution.
The V850ES/SG2 and V850ES/SG2-H can process interrupt request signals from the on-chip peripheral hardware
and external sources. Moreover, exception processing can be started by the TRAP instruction (software exception) or
by generation of an exception event (i.e. fetching of an illegal opcode) (exception trap).
22.1 Features
Interrupts
• Non-maskable interrupts: 2 sources
• Maskable interrupts: External: 8, Internal: 46/47/50/51 sources (see Table 1-1)
• 8 levels of programmable priorities (maskable interrupts)
• Multiple interrupt control according to priority
• Masks can be specified for each maskable interrupt request.
• Noise elimination, edge detection, and valid edge specification for external interrupt request signals.
Exceptions
• Software exceptions: 32 sources
• Exception trap: 2 sources (illegal opcode exception, debug trap)
Interrupt/exception sources are listed in Table 22-1.
Table 22-1. Interrupt Source List (1/4)
Type Classification Default
Priority
Name Trigger Generating
Unit
Exception
Code
Handler
Address
Restored
PC
Interrupt
Control
Register
Reset Interrupt − RESET RESET pin input
Reset input by internal source
RESET 0000H 00000000H Undefined −
− NMI NMI pin valid edge input Pin 0010H 00000010H nextPC − Non-
maskable
Interrupt
− INTWDT2 WDT2 overflow WDT2 0020H 00000020H
Note 1 −
− TRAP0nNote 2 TRAP instruction − 004nHNote 2 00000040H nextPC −
Software
exception
Exception
− TRAP1nNote 2 TRAP instruction − 005nHNote 2 00000050H nextPC −
Exception
trap
Exception − ILGOP/
DBG0
Illegal opcode/
DBTRAP instruction
− 0060H 00000060H nextPC −
Notes 1. For the restoring in the case of INTWDT2, see 22.2.2 (2) INTWDT2 signal.
2. n = 0 to FH
<R>
<R>
<R>
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
918
Table 22-1. Interrupt Source List (2/4)
Type Classification Default
Priority
Name Trigger Generating
Unit
Exception
Code
Handler
Address
Restored
PC
Interrupt
Control
Register
0 INTLVINote Low voltage detection POCLVI 0080H 00000080H nextPC LVIIC
1 INTP0 External interrupt pin input
edge detection (INTP0)
Pin 0090H 00000090H nextPC PIC0
2 INTP1 External interrupt pin input
edge detection (INTP1)
Pin 00A0H 000000A0H nextPC PIC1
3 INTP2 External interrupt pin input
edge detection (INTP2)
Pin 00B0H 000000B0H nextPC PIC2
4 INTP3 External interrupt pin input
edge detection (INTP3)
Pin 00C0H 000000C0H nextPC PIC3
5 INTP4 External interrupt pin input
edge detection (INTP4)
Pin 00D0H 000000D0H nextPC PIC4
6 INTP5 External interrupt pin input
edge detection (INTP5)
Pin 00E0H 000000E0H nextPC PIC5
7 INTP6 External interrupt pin input
edge detection (INTP6)
Pin 00F0H 000000F0H nextPC PIC6
8 INTP7 External interrupt pin input
edge detection (INTP7)
Pin 0100H 00000100H nextPC PIC7
9 INTTQ0OV TMQ0 overflow TMQ0 0110H 00000110H nextPC TQ0OVIC
10 INTTQ0CC0 TMQ0 capture 0/
compare 0 match
TMQ0 0120H 00000120H nextPC TQ0CCIC0
11 INTTQ0CC1 TMQ0 capture 1/
compare 1 match
TMQ0 0130H 00000130H nextPC TQ0CCIC1
12 INTTQ0CC2 TMQ0 capture 2/
compare 2 match
TMQ0 0140H 00000140H nextPC TQ0CCIC2
13 INTTQ0CC3 TMQ0 capture 3/
compare 3 match
TMQ0 0150H 00000150H nextPC TQ0CCIC3
14 INTTP0OV TMP0 overflow TMP0 0160H 00000160H nextPC TP0OVIC
15 INTTP0CC0 TMP0 capture 0/
compare 0 match
TMP0 0170H 00000170H nextPC TP0CCIC0
16 INTTP0CC1 TMP0 capture 1/
compare 1 match
TMP0 0180H 00000180H nextPC TP0CCIC1
17 INTTP1OV TMP1 overflow TMP1 0190H 00000190H nextPC TP1OVIC
18 INTTP1CC0 TMP1 capture 0/
compare 0 match
TMP1 01A0H 000001A0H nextPC TP1CCIC0
19 INTTP1CC1 TMP1 capture 1/
compare 1 match
TMP1 01B0H 000001B0H nextPC TP1CCIC1
20 INTTP2OV TMP2 overflow TMP2 01C0H 000001C0H nextPC TP2OVIC
21 INTTP2CC0 TMP2 capture 0/
compare 0 match
TMP2 01D0H 000001D0H nextPC TP2CCIC0
22 INTTP2CC1 TMP2 capture 1/
compare 1 match
TMP2 01E0H 000001E0H nextPC TP2CCIC1
23 INTTP3OV TMP3 overflow TMP3 01F0H 000001F0H nextPC TP3OVIC
24 INTTP3CC0 TMP3 capture 0/
compare 0 match
TMP3 0200H 00000200H nextPC TP3CCIC0
Maskable Interrupt
25 INTTP3CC1 TMP3 capture 1/
compare 1 match
TMP3 0210H 00000210H nextPC TP3CCIC1
<R> Note V850ES/SG2 only
<R>
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 919
Table 22-1. Interrupt Source List (3/4)
Type Classification Default
Priority
Name Trigger Generating
Unit
Exception
Code
Handler
Address
Restored
PC
Interrupt
Control
Register
26 INTTP4OV TMP4 overflow TMP4 0220H 00000220H nextPC TP4OVIC
27 INTTP4CC0 TMP4 capture 0/
compare 0 match
TMP4 0230H 00000230H nextPC TP4CCIC0
28 INTTP4CC1 TMP4 capture 1/
compare 1 match
TMP4 0240H 00000240H nextPC TP4CCIC1
29 INTTP5OV TMP5 overflow TMP5 0250H 00000250H nextPC TP5OVIC
30 INTTP5CC0 TMP5 capture 0/
compare 0 match
TMP5 0260H 00000260H nextPC TP5CCIC0
31 INTTP5CC1 TMP5 capture 1/
compare 1 match
TMP5 0270H 00000270H nextPC TP5CCIC1
32 INTTM0EQ0 TMM0 compare match TMM0 0280H 00000280H nextPC TM0EQIC0
33 INTCB0R/
INTIIC1Note
CSIB0 reception completion/
CSIB0 reception error/
IIC1 transfer completion
CSIB0/
IIC1
0290H 00000290H nextPC CB0RIC/
IICIC1
34 INTCB0T CSIB0 consecutive
transmission write enable
CSIB0 02A0H 000002A0H nextPC CB0TIC
35 INTCB1R CSIB1 reception completion/
CSIB1 reception error
CSIB1 02B0H 000002B0H nextPC CB1RIC
36 INTCB1T CSIB1 consecutive
transmission write enable
CSIB1 02C0H 000002C0H nextPC CB1TIC
37 INTCB2R CSIB2 reception completion/
CSIB2 reception error
CSIB2 02D0H 000002D0H nextPC CB2RIC
38 INTCB2T CSIB2 consecutive
transmission write enable
CSIB2 02E0H 000002E0H nextPC CB2TIC
39 INTCB3R CSIB3 reception completion/
CSIB3 reception error
CSIB3 02F0H 000002F0H nextPC CB3RIC
40 INTCB3T CSIB3 consecutive
transmission write enable
CSIB3 0300H 00000300H nextPC CB3TIC
41 INTUA0R/
INTCB4R
UARTA0 reception
completion/
CSIB4 reception completion/
CSIB4 reception error
UARTA0/
CSIB4
0310H 00000310H nextPC UA0RIC/C
B4RIC
42 INTUA0T/
INTCB4T
UARTA0 consecutive
transmission enable/
CSIB4 consecutive
transmission write enable
UARTA0/
CSIB4
0320H 00000320H nextPC UA0TIC/
CB4TIC
43 INTUA1R/
INTIIC2Note
UARTA1 reception
completion/
UARTA1 reception error/
IIC2 transfer completion
UARTA1/
IIC2
0330H 00000330H nextPC UA1RIC/
IICIC2
44 INTUA1T UARTA1 consecutive
transmission enable
UARTA1 0340H 00000340H nextPC UA1TIC
45 INTUA2R/
INTIIC0Note
UARTA2 reception
completion/
IIC0 transfer completion
UARTA/
IIC0
0350H 00000350H nextPC UA2RIC/
IICIC0
Maskable Interrupt
46 INTUA2T UARTA2 consecutive
transmission enable
UARTA2 0360H 00000360H nextPC UA2TIC
Note I
2C bus versions (Y products) only
<R>
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
920
Table 22-1. Interrupt Source List (4/4)
Type Classification Default
Priority
Name Trigger Generating
Unit
Exception
Code
Handler
Address
Restored
PC
Interrupt
Control
Register
47 INTAD A/D conversion completion A/D 0370H 00000370H nextPC ADIC
48 INTDMA0 DMA0 transfer completion DMA 0380H 00000380H nextPC DMAIC0
49 INTDMA1 DMA1 transfer completion DMA 0390H 00000390H nextPC DMAIC1
50 INTDMA2 DMA2 transfer completion DMA 03A0H 000003A0H nextPC DMAIC2
51 INTDMA3 DMA3 transfer completion DMA 03B0H 000003B0H nextPC DMAIC3
52 INTKR Key return interrupt KR 03C0H 000003C0H nextPC KRIC
53 INTWTI Watch timer interval WT 03D0H 000003D0H nextPC WTIIC
54 INTWT Watch timer reference time WT 03E0H 000003E0H nextPC WTIC
55 INTC0ERRNote 1/
INTERRNote 2
AFCAN0 error/IEBus error AFCAN0/
IEBus
03F0H 000003F0H nextPC ERRIC0/
ERRIC
56 INTC0WUPNote 1/
INTSTANote 2
AFCAN0 wakeup/
IEBus status
AFCAN0/
IEBus
0400H 00000400H nextPC WUPIC0/
STSAIC
57 INTC0RECNote 1/
INTIE1Note 2
AFCAN0 reception/
IEBus data interrupt
AFCAN0/
IEBus
0410H 00000410H nextPC RECIC0/
IEIC1
Maskable Interrupt
58 INTC0TRXNote 1/
INTIE2Note 2
AFCAN0 transmission/
IEBus error/IEBus status
AFCAN0/
IEBus
0420H 00000420H nextPC TRXIC0/
IEIC2
Notes 1. CAN controller version only
2. IEBus controller version only
Remarks 1. Default Priority: The priority order when two or more maskable interrupt requests occur at the same
time. The highest priority is 0.
The priority order of non-maskable interrupt is INTWDT2 > NMI.
Restored PC: The value of the program counter (PC) saved to EIPC, FEPC, or DBPC when
interrupt servicing is started. Note, however, that the restored PC when a non-
maskable or maskable interrupt is acknowledged while one of the following
instructions is being executed does not become the nextPC (if an interrupt is
acknowledged during interrupt execution, execution stops, and then resumes after
the interrupt servicing has finished).
• Load instructions (SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W)
• Division instructions (DIV, DIVH, DIVU, DIVHU)
• PREPARE, DISPOSE instructions (only if an interrupt is generated before the
stack pointer is updated)
nextPC: The PC value that starts the processing following interrupt/exception processing.
2. The execution address of the illegal instruction when an illegal opcode exception occurs is calculated
by (Restored PC − 4).
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 921
22.2 Non-Maskable Interrupts
A non-maskable interrupt request signal is acknowledged unconditionally, even when interrupts are in the interrupt
disabled (DI) status. An NMI is not subject to priority control and takes precedence over all the other interrupt request
signals.
This product has the following two non-maskable interrupt request signals.
• NMI pin input (NMI)
• Non-maskable interrupt request signal generated by overflow of watchdog timer (INTWDT2)
The valid edge of the NMI pin can be selected from four types: “rising edge”, “falling edge”, “both edges”, and “no
edge detection”.
The non-maskable interrupt request signal generated by overflow of the watchdog timer 2 (INTWDT2) functions
when the WDTM2.WDM21 and WDTM2.WDM20 bits are set to “01”.
If two or more non-maskable interrupt request signals occur at the same time, the interrupt with the higher priority
is serviced, as follows (the interrupt request signal with the lower priority is ignored).
INTWDT2 > NMI
If a new NMI or INTWDT2 request signal is issued while a NMI is being serviced, it is serviced as follows.
(1) If new NMI request signal is issued while NMI is being serviced
The new NMI request signal is held pending, regardless of the value of the PSW.NP bit. The pending NMI
request signal is acknowledged after the NMI currently under execution has been serviced (after the RETI
instruction has been executed).
(2) If INTWDT2 request signal is issued while NMI is being serviced
The INTWDT2 request signal is held pending if the NP bit remains set (1) while the NMI is being serviced. The
pending INTWDT2 request signal is acknowledged after the NMI currently under execution has been serviced
(after the RETI instruction has been executed).
If the NP bit is cleared (0) while the NMI is being serviced, the newly generated INTWDT2 request signal is
executed (the NMI servicing is stopped).
Caution For the non-maskable interrupt servicing executed by the non-maskable interrupt request
signal (INTWDT2), see 22.2.2 (2) INTWDT2 signal.
Figure 22-1. Non-Maskable Interrupt Request Signal Acknowledgment Operation (1/2)
(a) NMI and INTWDT2 request signals generated at the same time
Main routine
System reset
NMI and INTWD
T2 requests
(generated simultaneously)
INTWD
T2 servicing
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
922
Figure 22-1. Non-Maskable Interrupt Request Signal Acknowledgment Operation (2/2)
(b) Non-maskable interrupt request signal generated during non-maskable interrupt servicing
Non-maskable
interrupt being
serviced
Non-maskable interrupt request signal generated during non-maskable interrupt servicing
NMI INTWDT2
NMI • NMI request generated during NMI servicing •INTWDT2 request generated during NMI servicing
(NP bit = 1 retained before INTWDT2 request)
Main routine
NMI
request
NMI servicing
(Held pending)
Servicing of
pending NMI
NMI
request
Main routine
System reset
NMI
request
NMI servicing
(Held pending)
INTWDT2
servicing
INTWDT2
request
• INTWDT2 request generated during NMI servicing
(NP bit = 0 set before INTWDT2 request)
Main routine
System reset
NMI
request
NMI
servicing
INTWDT2
servicing
INTWDT2
request
NP = 0
• INTWDT2 request generated during NMI servicing
(NP = 0 set after INTWDT2 request)
Main routine
System reset
NMI
request
NMI
servicing
INTWDT2
servicing
NP = 0
•
INTWDT2 request generated during INTWDT2 servicing
Main routine
System reset
INTWDT2 request
INTWDT2 servicing
(Invalid)
• NMI request generated during INTWDT2 servicing
INTWDT2
Main routine
System reset
INTWDT2 request
INTWDT2 servicing
(Invalid)
NMI
request
(Held pending)
INTWDT2
request
INTWDT2
request
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 923
22.2.1 Operation
If a non-maskable interrupt request signal is generated, the CPU performs the following processing, and transfers
control to the handler routine.
<1> Saves the restored PC to FEPC.
<2> Saves the current PSW to FEPSW.
<3> Writes exception code (0010H, 0020H) to the higher halfword (FECC) of ECR.
<4> Sets the PSW.NP and PSW.ID bits to 1 and clears the PSW.EP bit to 0.
<5> Sets the handler address (00000010H, 00000020H) corresponding to the non-maskable interrupt to the PC,
and transfers control.
The servicing configuration of a non-maskable interrupt is shown in Figure 22-2.
Figure 22-2. Servicing Configuration of Non-Maskable Interrupt
PSW.NP
FEPC
FEPSW
ECR.FECC
PSW.NP
PSW.EP
PSW.ID
PC
Restored PC
PSW
0010H, 0020H
1
0
1
00000010H,
00000020H
1
0
NMI input
Non-maskable interrupt request
Interrupt servicing
Interrupt request held pending
INTC
acknowledged
CPU processing
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
924
22.2.2 Restore
(1) From NMI pin input
Execution is restored from the NMI servicing by the RETI instruction.
When the RETI instruction is executed, the CPU performs the following processing, and transfers control to the
address of the restored PC.
<1> Loads the restored PC and PSW from FEPC and FEPSW, respectively, because the PSW.EP bit is 0 and
the PSW.NP bit is 1.
<2> Transfers control back to the address of the restored PC and PSW.
Figure 22-3 illustrates how the RETI instruction is processed.
Figure 22-3. RETI Instruction Processing
PSW.EP
RETI instruction
PSW.NP
Original processing restored
1
1
0
0
PC
PSW
EIPC
EIPSW
PC
PSW
FEPC
FEPSW
Caution When the EP and NP bits are changed by the LDSR instruction during non-maskable
interrupt servicing, in order to restore the PC and PSW correctly during recovery by the
RETI instruction, it is necessary to set the EP bit back to 0 and the NP bit back to 1 using
the LDSR instruction immediately before the RETI instruction.
Remark The solid line shows the CPU processing flow.
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 925
(2) From INTWDT2 signal
Restoring from non-maskable interrupt servicing executed by the non-maskable interrupt request (INTWDT2)
by using the RETI instruction is disabled. Execute the following software reset processing.
Figure 22-4. Software Reset Processing
INTWDT2 occurs.
FEPC ← Software reset processing address
FEPSW ← Value that sets NP bit = 1, EP bit = 0
↓
RETI
RETI 10 times (FEPC and FEPSW
Note
must be set.)
↓
PSW ← PSW default value setting
↓
Initialization processing
INTWDT2 servicing routine
Software reset processing routine
Note FEPSW ← Value that sets NP bit = 1, EP bit = 0
22.2.3 NP flag
The NP flag is a status flag that indicates that non-maskable interrupt servicing is under execution.
This flag is set when a non-maskable interrupt request signal has been acknowledged, and masks non-maskable
interrupt requests to prohibit multiple interrupts from being acknowledged.
0NP EP ID SAT CY OV S Z
PSW
No non-maskable interrupt servicing
Non-maskable interrupt currently being serviced
NP
0
1
Non-maskable interrupt servicing status
After reset: 00000020H
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
926
22.3 Maskable Interrupts
Maskable interrupt request signals can be masked by interrupt control registers. The V850ES/SG2, V850ES/SG2-
H has 54 to 59 maskable interrupt sources.
If two or more maskable interrupt request signals are generated at the same time, they are acknowledged
according to the default priority. In addition to the default priority, eight levels of priorities can be specified by using
the interrupt control registers (programmable priority control).
When an interrupt request signal has been acknowledged, the acknowledgment of other maskable interrupt
request signals is disabled and the interrupt disabled (DI) status is set.
When the EI instruction is executed in an interrupt service routine, the interrupt enabled (EI) status is set, which
enables servicing of interrupts having a higher priority than the interrupt request signal in progress (specified by the
interrupt control register). Note that only interrupts with a higher priority will have this capability; interrupts with the
same priority level cannot be nested.
To enable multiple interrupts, however, save EIPC and EIPSW to memory or general-purpose registers before
executing the EI instruction, and execute the DI instruction before the RETI instruction to restore the original values of
EIPC and EIPSW.
22.3.1 Operation
If a maskable interrupt occurs, the CPU performs the following processing, and transfers control to a handler
routine.
<1> Saves the restored PC to EIPC.
<2> Saves the current PSW to EIPSW.
<3> Writes an exception code to the lower halfword of ECR (EICC).
<4> Sets the PSW. ID bit to 1 and clears the PSW. EP bit to 0.
<5> Sets the handler address corresponding to each interrupt to the PC, and transfers control.
The maskable interrupt request signal masked by INTC and the maskable interrupt request signal generated while
another interrupt is being serviced (while the PSW.NP bit = 1 or the PSW.ID bit = 1) are held pending inside INTC. In
this case, servicing a new maskable interrupt is started in accordance with the priority of the pending maskable
interrupt request signal if either the maskable interrupt is unmasked or the NP and ID bits are cleared to 0 by using the
RETI or LDSR instruction.
How maskable interrupts are serviced is illustrated below.
<R>
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 927
Figure 22-5. Maskable Interrupt Servicing
INT input
xxIF = 1 No
xxMK = 0 No
Is the interrupt
mask released?
Yes
Yes
No
No
No
Maskable interrupt request
Interrupt request held pending
PSW.NP
PSW.ID
1
1
Interrupt request held pending
0
0
Interrupt servicing
CPU processing
INTC acknowledged
Yes
Yes
Yes
Priority higher than
that of interrupt currently
being serviced?
Priority higher
than that of other interrupt
request?
Highest default
priority of interrupt requests
with the same priority?
EIPC
EIPSW
ECR.EICC
PSW.EP
PSW.ID
Corresponding
bit of ISPR
Note
PC
Restored PC
PSW
Exception code
0
1
1
Handler address
Interrupt requested?
Note For the ISPR register, see 22.3.6 In-service priority register (ISPR).
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
928
22.3.2 Restore
Recovery from maskable interrupt servicing is carried out by the RETI instruction.
When the RETI instruction is executed, the CPU performs the following steps, and transfers control to the address
of the restored PC.
<1> Loads the restored PC and PSW from EIPC and EIPSW because the PSW.EP bit is 0 and the PSW.NP bit is
0.
<2> Transfers control to the address of the restored PC and PSW.
Figure 22-6 illustrates the processing of the RETI instruction.
Figure 22-6. RETI Instruction Processing
PSW.EP
RETI instruction
PSW.NP
Restores original processing
1
1
0
0
PC
PSW
Corresponding
bit of ISPR
Note
EIPC
EIPSW
0
PC
PSW
FEPC
FEPSW
Note For the ISPR register, see 22.3.6 In-service priority register (ISPR).
Caution When the EP and NP bits are changed by the LDSR instruction during maskable interrupt
servicing, in order to restore the PC and PSW correctly during recovery by the RETI
instruction, it is necessary to set the EP bit back to 0 and the NP bit back to 0 using the LDSR
instruction immediately before the RETI instruction.
Remark The solid line shows the CPU processing flow.
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 929
22.3.3 Priorities of maskable interrupts
The INTC performs multiple interrupt servicing in which an interrupt is acknowledged while another interrupt is
being serviced. Multiple interrupts can be controlled by priority levels.
There are two types of priority level control: control based on the default priority levels, and control based on the
programmable priority levels that are specified by the interrupt priority level specification bit (xxPRn) of the interrupt
control register (xxICn). When two or more interrupts having the same priority level specified by the xxPRn bit are
generated at the same time, interrupt request signals are serviced in order depending on the priority level allocated to
each interrupt request type (default priority level) beforehand. For more information, see Table 22-1
Interrupt/Exception Source List. The programmable priority control customizes interrupt request signals into eight
levels by setting the priority level specification flag.
Note that when an interrupt request signal is acknowledged, the PSW.ID flag is automatically set to 1. Therefore,
when multiple interrupts are to be used, clear the ID flag to 0 beforehand (for example, by placing the EI instruction in
the interrupt service program) to set the interrupt enable mode.
Remark xx: Identification name of each peripheral unit (see Table 22-2 Interrupt Control Register (xxICn))
n: Peripheral unit number (see Table 22-2 Interrupt Control Register (xxICn)).
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
930
Figure 22-7. Example of Processing in Which Another Interrupt Request Signal Is Issued
While an Interrupt Is Being Serviced (1/2)
Main routine
EI EI
Interrupt request a
(level 3)
Servicing of a Servicing of b
Servicing of c
Interrupt request c
(level 3)
Servicing of d
Servicing of e
EI
Interrupt request e
(level 2)
Servicing of f
EI
Servicing of g
Interrupt request g
(level 1)
Interrupt request
h
(level 1)
Servicing of h
Interrupt request b is acknowledged because the
priority of b is higher than that of a and interrupts are
enabled.
Although the priority of interrupt request d is higher
than that of c, d is held pending because interrupts
are disabled.
Interrupt request f is held pending even if interrupts are
enabled because its priority is lower than that of e.
Interrupt request h is held pending even if interrupts are
enabled because its priority is the same as that of g.
Interrupt
request b
(level 2)
Interrupt request d
(level 2)
Interrupt request f
(level 3)
Caution To perform multiple interrupt servicing, the values of the EIPC and EIPSW registers must be
saved before executing the EI instruction. When returning from multiple interrupt servicing,
restore the values of EIPC and EIPSW after executing the DI instruction.
Remarks 1. a to u in the figure are the temporary names of interrupt request signals shown for the sake of
explanation.
2. The default priority in the figure indicates the relative priority between two interrupt request
signals.
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 931
Figure 22-7. Example of Processing in Which Another Interrupt Request Signal Is Issued
While an Interrupt Is Being Serviced (2/2)
Main routine
EI
Interrupt request i
(level 2)
Servicing of i
Servicing of k
Interrupt
request j
(level 3)
Servicing of j
Interrupt request l
(level 2)
EI
EI EI
Interrupt request o
(level 3)
Interrupt request s
(level 1)
Interrupt request k
(level 1)
Servicing of l
Servicing of n
Servicing of m
Servicing of s
Servicing of u
Servicing of t
Interrupt
request m
(level 3)
Interrupt request n
(level 1)
Servicing of o
Interrupt
request p
(level 2)
Interrupt
request q
(level 1) Interrupt
request r
(level 0)
Interrupt request u
(level 2)
Note 2
Interrupt
request t
(level 2)
Note 1
Servicing of p Servicing of q
Servicing of r
EI
If levels 3 to 0 are acknowledged
Interrupt request j is held pending because its
priority is lower than that of i.
k that occurs after j is acknowledged because it
has the higher priority.
Interrupt requests m and n are held pending
because servicing of l is performed in the interrupt
disabled status.
Pending interrupt requests are acknowledged after
servicing of interrupt request l.
At this time, interrupt request n is acknowledged
first even though m has occurred first because the
priority of n is higher than that of m.
Pending interrupt requests t and u are
acknowledged after servicing of s.
Because the priorities of t and u are the same, u is
acknowledged first because it has the higher
default priority, regardless of the order in which the
interrupt requests have been generated.
Caution To perform multiple interrupt servicing, the values of the EIPC and EIPSW registers must be
saved before executing the EI instruction. When returning from multiple interrupt servicing,
restore the values of EIPC and EIPSW after executing the DI instruction.
Notes 1. Lower default priority
2. Higher default priority
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
932
Figure 22-8. Example of Servicing Interrupt Request Signals Simultaneously Generated
Default priority
a > b > c
Main routine
EI
Interrupt request a (level 2)
Interrupt request b (level 1)
Interrupt request c (level 1) Servicing of interrupt request b
.
.
Servicing of interrupt request c
Servicing of interrupt request a
Interrupt request
b
and
c
are
acknowledged
first according to
their priorities.
Because the priorities of b and c are
the same, b is acknowledged first
according to the default priority.
Caution To perform multiple interrupt servicing, the values of the EIPC and EIPSW registers must be
saved before executing the EI instruction. When returning from multiple interrupt servicing,
restore the values of EIPC and EIPSW after executing the DI instruction.
Remarks 1. a to c in the figure are the temporary names of interrupt request signals shown for the sake of
explanation.
2. The default priority in the figure indicates the relative priority between two interrupt request
signals.
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 933
22.3.4 Interrupt control register (xxICn)
The xxICn register is assigned to each interrupt request signal (maskable interrupt) and sets the control conditions
for each maskable interrupt request.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 47H.
Cautions 1. Disable interrupts (DI) or mask the interrupt to read the xxICn.xxIFn bit. If the xxIFn bit is read
while interrupts are enabled (EI) or while the interrupt is unmasked, the correct value may not
be read when acknowledging an interrupt and reading the bit conflict.
2. In the V850ES/SG2-H, if generation of an interrupt source and a bit manipulation instruction
(SET1, NOT1, or CLR1 (except TST1)) that manipulates the xxMKn or xxPRn2 to xxPRn0 bits
of the interrupt source that has been generated conflict, the interrupt request signal may not
be generated.
This can be avoided in the following two ways.
• When a bit manipulation instruction is not used to the xxICn register
<1> Change from writing the xxMKn bit to a bit manipulation instruction that manipulates
the IMRm register.
<2> Change from writing the xxPRn2 to xxPRn0 bits to a byte access to the xxICn register.
• When a bit manipulation instruction is used to the xxICn register
Execute a bit manipulation instruction that manipulates the xxICn register after executing a
dummy write (byte access) with the unused xxICn.xxIFn bit cleared to 0 in the interrupt
disabled (DI) status.
3. When manipulating the xxICn.xxMKn bit with the state where an interrupt request can be
generated (including an interrupt disable (DI) state), be sure to manipulate with a bit
manipulation instruction or by using the IMRm.xxMKn bit (m = 0 to 3).
In the V850ES/SG2-H, however, when using the bit manipulation instruction, also note with
caution the above caution 2.
<R>
<R>
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
934
xxIFn
Interrupt request not issued
Interrupt request issued
xxIFn
0
1
Interrupt request flag
Note
xxICn xxMKn 0 0 0 xxPRn2 xxPRn1 xxPRn0
Interrupt servicing enabled
Interrupt servicing disabled (pending)
xxMKn
0
1
Interrupt mask flag
Specifies level 0 (highest).
Specifies level 1.
Specifies level 2.
Specifies level 3.
Specifies level 4.
Specifies level 5.
Specifies level 6.
Specifies level 7 (lowest).
xxPRn2
0
0
0
0
1
1
1
1
Interrupt priority specification bit
xxPRn1
0
0
1
1
0
0
1
1
xxPRn0
0
1
0
1
0
1
0
1
After reset: 47H R/W Address: FFFFF110H to FFFFF184H
<6><7>
Note The flag xxlFn is reset automatically by the hardware if an interrupt request signal is acknowledged.
Remark xx: Identification name of each peripheral unit (see Table 22-2 Interrupt Control Register (xxICn))
n: Peripheral unit number (see Table 22-2 Interrupt Control Register (xxICn)).
The addresses and bits of the interrupt control registers are as follows.
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 935
Table 22-2. Interrupt Control Register (xxICn) (1/2)
Bit Address Register
<7> <6> 5 4 3 2 1 0
FFFFF110H LVIICNote 1 LVIIF LVIMF 0 0 0 LVIPR2 LVIPR1 LVIPR0
FFFFF112H PIC0 PIF0 PMK0 0 0 0 PPR02 PPR01 PPR00
FFFFF114H PIC1 PIF1 PMK1 0 0 0 PPR12 PPR11 PPR10
FFFFF116H PIC2 PIF2 PMK2 0 0 0 PPR22 PPR21 PPR20
FFFFF118H PIC3 PIF3 PMK3 0 0 0 PPR32 PPR31 PPR30
FFFFF11AH PIC4 PIF4 PMK4 0 0 0 PPR42 PPR41 PPR40
FFFFF11CH PIC5 PIF5 PMK5 0 0 0 PPR52 PPR51 PPR50
FFFFF11EH PIC6 PIF6 PMK6 0 0 0 PPR62 PPR61 PPR60
FFFFF120H PIC7 PIF7 PMK7 0 0 0 PPR72 PPR71 PPR70
FFFFF122H TQ0OVIC TQ0OVIF TQ0OVMK 0 0 0 TQ0OVPR2 TQ0OVPR1 TQ0OVPR0
FFFFF124H TQ0CCIC0 TQ0CCIF0 TQ0CCMK0 0 0 0 TQ0CCPR02 TQ0CCPR01 TQ0CCPR00
FFFFF126H TQ0CCIC1 TQ0CCIF1 TQ0CCMK1 0 0 0 TQ0CCPR12 TQ0CCPR11 TQ0CCPR10
FFFFF128H TQ0CCIC2 TQ0CCIF2 TQ0CCMK2 0 0 0 TQ0CCPR22 TQ0CCPR21 TQ0CCPR20
FFFFF12AH TQ0CCIC3 TQ0CCIF3 TQ0CCMK3 0 0 0 TQ0CCPR32 TQ0CCPR31 TQ0CCPR30
FFFFF12CH TP0OVIC TP0OVIF TP0OVMK 0 0 0 TP0OVPR2 TP0OVPR1 TP0OVPR0
FFFFF12EH TP0CCIC0 TP0CCIF0 TP0CCMK0 0 0 0 TP0CCPR02 TP0CCPR01 TP0CCPR00
FFFFF130H TP0CCIC1 TP0CCIF1 TP0CCMK1 0 0 0 TP0CCPR12 TP0CCPR11 TP0CCPR10
FFFFF132H TP1OVIC TP1OVIF TP1OVMK 0 0 0 TP1OVPR2 TP1OVPR1 TP1OVPR0
FFFFF134H TP1CCIC0 TP1CCIF0 TP1CCMK0 0 0 0 TP1CCPR02 TP1CCPR01 TP1CCPR00
FFFFF136H TP1CCIC1 TP1CCIF1 TP1CCMK1 0 0 0 TP1CCPR12 TP1CCPR11 TP1CCPR10
FFFFF138H TP2OVIC TP2OVIF TP2OVMK 0 0 0 TP2OVPR2 TP2OVPR1 TP2OVPR0
FFFFF13AH TP2CCIC0 TP2CCIF0 TP2CCMK0 0 0 0 TP2CCPR02 TP2CCPR01 TP2CCPR00
FFFFF13CH TP2CCIC1 TP2CCIF1 TP2CCMK1 0 0 0 TP2CCPR12 TP2CCPR11 TP2CCPR10
FFFFF13EH TP3OVIC TP3OVIF TP3OVMK 0 0 0 TP3OVPR2 TP3OVPR1 TP3OVPR0
FFFFF140H TP3CCIC0 TP3CCIF0 TP3CCMK0 0 0 0 TP3CCPR02 TP3CCPR01 TP3CCPR00
FFFFF142H TP3CCIC1 TP3CCIF1 TP3CCMK1 0 0 0 TP3CCPR12 TP3CCPR11 TP3CCPR10
FFFFF144H TP4OVIC TP4OVIF TP4OVMK 0 0 0 TP4OVPR2 TP4OVPR1 TP4OVPR0
FFFFF146H TP4CCIC0 TP4CCIF0 TP4CCMK0 0 0 0 TP4CCPR02 TP4CCPR01 TP4CCPR00
FFFFF148H TP4CCIC1 TP4CCIF1 TP4CCMK1 0 0 0 TP4CCPR12 TP4CCPR11 TP4CCPR10
FFFFF14AH TP5OVIC TP5OVIF TP5OVMK 0 0 0 TP5OVPR2 TP5OVPR1 TP5OVPR0
FFFFF14CH TP5CCIC0 TP5CCIF0 TP5CCMK0 0 0 0 TP5CCPR02 TP5CCPR01 TP5CCPR00
FFFFF14EH TP5CCIC1 TP5CCIF1 TP5CCMK1 0 0 0 TP5CCPR12 TP5CCPR11 TP5CCPR10
FFFFF150H TM0EQIC0 TM0EQIF0 TM0EQMK0 0 0 0 TM0EQPR02 TM0EQPR01 TM0EQPR00
FFFFF152H CB0RIC/
IICIC1Note 2
CB0RIF/
IICIF1
CB0RMK/
IICMK1
0 0 0 CB0RPR2/
IICPR12
CB0RPR1/
IICPR11
CB0RPR0/
IICPR10
FFFFF154H CB0TIC CB0TIF CB0TMK 0 0 0 CB0TPR2 CB0TPR1 CB0TPR0
FFFFF156H CB1RIC CB1RIF CB1RMK 0 0 0 CB1RPR2 CB1RPR1 CB1RPR0
FFFFF158H CB1TIC CB1TIF CB1TMK 0 0 0 CB1TPR2 CB1TPR1 CB1TPR0
FFFFF15AH CB2RIC CB2RIF CB2RMK 0 0 0 CB2RPR2 CB2RPR1 CB2RPR0
FFFFF15CH CB2TIC CB2TIF CB2TMK 0 0 0 CB2TPR2 CB2TPR1 CB2TPR0
FFFFF15EH CB3RIC CB3RIF CB3RMK 0 0 0 CB3RPR2 CB3RPR1 CB3RPR0
FFFFF160H CB3TIC CB3TIF CB3TMK 0 0 0 CB3TPR2 CB3TPR1 CB3TPR0
Notes 1. V850ES/SG2 only
2. I
2C bus versions (Y products) only
<R>
<R>
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
936
Table 22-2. Interrupt Control Register (xxICn) (2/2)
Bit Address Register
<7> <6> 5 4 3 2 1 0
FFFFF162H UA0RIC/
CB4RIC
UA0RIF/
CB4RIF
UA0RMK/
CB4RMK
0 0 0 UA0RPR2/
CB4RPR2
UA0RPR1/
CB4RPR1
UA0RPR0/
CB4RPR0
FFFFF164H UA0TIC/
CB4TIC
UA0TIF/
CB4TIF
UA0TMK/
CB4TMK
0 0 0 UA0TPR2/
CB4TPR2
UA0TPR1/
CB4TPR1
UA0TPR0/
CB4TPR0
FFFFF166H UA1RIC/
IICIC2Note 1
UA1RIF/
IICIF2
UA1RMK/
IICMK2
0 0 0 UA1RPR2/
IICPR22
UA1RPR1/
IICPR21
UA1RPR0/
IICPR20
FFFFF168H UA1TIC UA1TIF UA1TMK 0 0 0 UA1TPR2 UA1TPR1 UA1TPR0
FFFFF16AH UA2RIC/
IICIC0Note 1
UA2RIF/
IICIF0
UA2RMK/
IICMK0
0 0 0 UA2RPR2/
IICPR02
UA2RPR1/
IICPR01
UA2RPR0/
IICPR00
FFFFF16CH UA2TIC UA2TIF UA2TMK 0 0 0 UA2TPR2 UA2TPR1 UA2TPR0
FFFFF16EH ADIC ADIF ADMK 0 0 0 ADPR2 ADPR1 ADPR0
FFFFF170H DMAIC0 DMAIF0 DMAMK0 0 0 0 DMAPR02 DMAPR01 DMAPR00
FFFFF172H DMAIC1 DMAIF1 DMAMK1 0 0 0 DMAPR12 DMAPR11 DMAPR10
FFFFF174H DMAIC2 DMAIF2 DMAMK2 0 0 0 DMAPR22 DMAPR21 DMAPR20
FFFFF176H DMAIC3 DMAIF3 DMAMK3 0 0 0 DMAPR32 DMAPR31 DMAPR30
FFFFF178H KRIC KRIF KRMK 0 0 0 KRPR2 KRPR1 KRPR0
FFFFF17AH WTIIC WTIIF WTIMK 0 0 0 WTIPR2 WTIPR1 WTIPR0
FFFFF17CH WTIC WTIF WTMK 0 0 0 WTPR2 WTPR1 WTPR0
FFFFF17EH ERRIC0Note 2/
ERRICNote 3
ERRIF0/
ERRIF
ERRMK0/
ERRMK
0 0 0 ERRPR02/
ERRPR2
ERRPR01/
ERRPR1
ERRPR00/
ERRPR0
FFFFF180H WUPIC0Note 2/
STAICNote 3
WUPIF0/
STAIF
WUPMK0/
STAMK
0 0 0 WUPPR02/
STAPR2
WUPPR01/
STAPR1
WUPPR00/
STAPR0
FFFFF182H RECIC0Note 2/
IEIC1Note 3
RECIF0/
IEIF1
RECMK0/
IEMK1
0 0 0 RECPR02/
IEPR12
RECPR01/
IEPR11
RECPR00/
IEPR10
FFFFF184H TRXIC0Note 2/
IEIC2Note 3
TRXIF0/
IEIF2
TRXMK0/
IEMK2
0 0 0 TRXPR02/
IEPR22
TRXPR01/
IEPR21
TRXPR00/
IEPR20
Notes 1. I
2C bus versions (Y products) only
2. CAN controller versions only
3. IEBus controller versions only
22.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3)
The IMR0 to IMR3 registers set the interrupt mask state for the maskable interrupts. The xxMKn bit of the IMR0 to
IMR3 registers is equivalent to the xxICn.xxMKn bit.
The IMRm register can be read or written in 16-bit units (m = 0 to 3).
If the higher 8 bits of the IMRm register are used as an IMRmH register and the lower 8 bits as an IMRmL register,
these registers can be read or written in 8-bit or 1-bit units (m = 0 to 3).
Reset sets these registers to FFFFH.
Caution The device file defines the xxICn.xxMKn bit as a reserved word. If a bit is manipulated using the
name of xxMKn, the contents of the xxICn register, instead of the IMRm register, are rewritten (as
a result, the contents of the IMRm register are also rewritten).
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 937
TP0CCMK0
PMK6
IMR0 (IMR0H
Note 1
)
IMR0L
TP0OVMK
PMK5
TQ0CCMK3
PMK4
TQ0CCMK2
PMK3
TQ0CCMK1
PMK2
TQ0CCMK0
PMK1
TQ0OVMK
PMK0
PMK7
LVIMK
Note 2
After reset: FFFFH R/W Address: IMR0 FFFFF100H,
IMR0L FFFFF100H, IMR0H FFFFF101H
After reset: FFFFH R/W Address: IMR1 FFFFF102H,
IMR1L FFFFF102H, IMR1H FFFFF103H
After reset: FFFFH R/W Address: IMR2 FFFFF104H,
IMR2L FFFFF104H, IMR2H FFFFF105H
TP5CCMK1
TP3OVMK
IMR1 (IMR1H
Note 1
)
IMR1L
TP5CCMK0
TP2CCMK1
TP5OVMK
TP2CCMK0
TP4CCMK1
TP2OVMK
TP4CCMK0
TP1CCMK1
TP4OVMK
TP1CCMK0
TP3CCMK1
TP1OVMK
TP3CCMK0
TP0CCMK1
ADMK
CB3RMK
CB3TMK
TM0EQMK0
xxMKn
0
1
Interrupt servicing enabled
Interrupt servicing disabled
IMR2 (IMR2H
Note 1
)
IMR2L
UA2TMK
CB2TMK CB2RMK
UA1TMK
CB1TMK CB1RMK CB0TMK
UA0TMK/
CB4TMK
UA2RMK/
IICMK0
UA0RMK/
CB4RMK
CB0RMK/
IICMK1
8
910
11
12131415
1234567 0
1IMR3 (IMR3H
Note 1
)
IMR3L
1
WTMK
1
WTIMK
1
KRMK
1
DMAMK3 DMAMK2 DMAMK1 DMAMK0
After reset: FFFFH R/W Address: IMR3 FFFFF106H,
IMR3L FFFFF106H, IMR3H FFFFF107H
8
910
11
12131415
1234567 0
8
910
11
12131415
1234567 0
8
910
11
1213
Setting of interrupt mask flag
1415
1234567 0
UA1RMK/
IIC2MK
TRXMK0/
IEMK2
RECMK0/
IEMK1
WUPMK0/
STAMK
ERRMK0/
ERRMK
Notes 1. To read bits 8 to 15 of the IMR0 to IMR3 registers in 8-bit or 1-bit units, specify them as bits 0 to 7 of
IMR0H to IMR3H registers.
2. These bits are valid only in the V850ES/SG2.
Be sure to set these bits to 1 in the V850ES/SG2-H.
Caution Set bits 11 to 15 of the IMR3 register to 1. If the setting of these bits is changed, the operation
is not guaranteed.
Remark xx: Identification name of each peripheral unit (see Table 22-2 Interrupt Control Register
(xxICn)).
n: Peripheral unit number (see Table 22-2 Interrupt Control Register (xxICn))
<R>
<R>
<R>
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
938
22.3.6 In-service priority register (ISPR)
The ISPR register holds the priority level of the maskable interrupt currently acknowledged. When an interrupt
request signal is acknowledged, the bit of this register corresponding to the priority level of that interrupt request signal
is set to 1 and remains set while the interrupt is serviced.
When the RETI instruction is executed, the bit corresponding to the interrupt request signal having the highest
priority is automatically cleared to 0 by hardware. However, it is not cleared to 0 when execution is returned from non-
maskable interrupt servicing or exception processing.
This register is read-only, in 8-bit or 1-bit units.
Reset sets this register to 00H.
Caution If an interrupt is acknowledged while the ISPR register is being read in the interrupt enabled (EI)
status, the value of the ISPR register after the bits of the register have been set by
acknowledging the interrupt may be read. To accurately read the value of the ISPR register
before an interrupt is acknowledged, read the register while interrupts are disabled (DI).
ISPR7
Interrupt request signal with priority n not acknowledged
Interrupt request signal with priority n acknowledged
ISPRn
0
1
Priority of interrupt currently acknowledged
ISPR ISPR6 ISPR5 ISPR4 ISPR3 ISPR2 ISPR1 ISPR0
After reset: 00H R Address: FFFFF1FAH
<7> <6> <5> <4> <3> <2> <1> <0>
Remark n = 0 to 7 (priority level)
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 939
22.3.7 ID flag
This flag controls the maskable interrupt’s operating state, and stores control information regarding enabling or
disabling of interrupt request signals. An interrupt disable flag (ID) is assigned to the PSW.
Reset sets this flag to 00000020H.
0NP EP ID SAT CY OV S Z
PSW
Maskable interrupt request signal acknowledgment enabled
Maskable interrupt request signal acknowledgment disabled (pending)
ID
0
1
Specification of maskable interrupt servicing
Note
After reset: 00000020H
Note Interrupt disable flag (ID) function
This bit is set to 1 by the DI instruction and cleared to 0 by the EI instruction. Its value is also modified by
the RETI instruction or LDSR instruction when referencing the PSW.
Non-maskable interrupt request signals and exceptions are acknowledged regardless of this flag. When
a maskable interrupt request signal is acknowledged, the ID flag is automatically set to 1 by hardware.
The interrupt request signal generated during the acknowledgment disabled period (ID flag = 1) is
acknowledged when the xxICn.xxIFn bit is set to 1, and the ID flag is cleared to 0.
22.3.8 Watchdog timer mode register 2 (WDTM2)
This register can be read or written in 8-bit units (for details, see CHAPTER 11 FUNCTIONS OF WATCHDOG
TIMER 2).
Reset sets this register to 67H.
0WDTM2 WDM21 WDM20 0 0 0 0 0
After reset: 67H R/W Address: FFFFF6D0H
Stops operation
Non-maskable interrupt request mode
Reset mode (initial-value)
WDM21
0
0
1
WDM20
0
1
×
Selection of watchdog timer operation mode
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
940
22.4 Software Exception
A software exception is generated when the CPU executes the TRAP instruction, and can always be
acknowledged.
22.4.1 Operation
If a software exception occurs, the CPU performs the following processing, and transfers control to the handler
routine.
<1> Saves the restored PC to EIPC.
<2> Saves the current PSW to EIPSW.
<3> Writes an exception code to the lower 16 bits (EICC) of ECR (interrupt source).
<4> Sets the PSW.EP and PSW.ID bits to 1.
<5> Sets the handler address (00000040H or 00000050H) corresponding to the software exception to the PC,
and transfers control.
Figure 22-9 illustrates the processing of a software exception.
Figure 22-9. Software Exception Processing
TRAP instruction
EIPC
EIPSW
ECR.EICC
PSW.EP
PSW.ID
PC
Restored PC
PSW
Exception code
1
1
Handler address
CPU processing
Exception processing
Note
Note TRAP instruction format: TRAP vector (the vector is a value from 00H to 1FH.)
The handler address is determined by the TRAP instruction’s operand (vector). If the vector is 00H to 0FH, it
becomes 00000040H, and if the vector is 10H to 1FH, it becomes 00000050H.
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 941
22.4.2 Restore
Recovery from software exception processing is carried out by the RETI instruction.
By executing the RETI instruction, the CPU carries out the following processing and shifts control to the restored
PC’s address.
<1> Loads the restored PC and PSW from EIPC and EIPSW because the PSW.EP bit is 1.
<2> Transfers control to the address of the restored PC and PSW.
Figure 22-10 illustrates the processing of the RETI instruction.
Figure 22-10. RETI Instruction Processing
PSW.EP
RETI instruction
PC
PSW
EIPC
EIPSW
PSW.NP
Original processing restored
PC
PSW
FEPC
FEPSW
1
1
0
0
Caution When the EP and NP bits are changed by the LDSR instruction during the software exception
processing, in order to restore the PC and PSW correctly during recovery by the RETI
instruction, it is necessary to set the EP bit back to 1 and the NP bit back to 0 using the LDSR
instruction immediately before the RETI instruction.
Remark The solid line shows the CPU processing flow.
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
942
22.4.3 EP flag
The EP flag is a status flag used to indicate that exception processing is in progress. It is set when an exception
occurs.
0NP EP ID SAT CY OV S Z
PSW
Exception processing not in progress.
Exception processing in progress.
EP
0
1
Exception processing status
After reset: 00000020H
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 943
22.5 Exception Trap
An exception trap is an interrupt that is requested when the illegal execution of an instruction takes place. In the
V850ES/SG2 and V850ES/SG2-H, an illegal opcode exception (ILGOP: Illegal Opcode Trap) is considered as an
exception trap.
22.5.1 Illegal opcode definition
The illegal instruction has an opcode (bits 10 to 5) of 111111B, a sub-opcode (bits 26 to 23) of 0111B to 1111B,
and a sub-opcode (bit 16) of 0B. An exception trap is generated when an instruction applicable to this illegal
instruction is executed.
15 1623 22
××××××0××××××××××111111×××××
27 26310451011
1
1
1
1
1
1
0
1
to
×: Arbitrary
Caution Since it is possible to assign this instruction to an illegal opcode in the future, it is recommended
that it not be used.
(1) Operation
If an exception trap occurs, the CPU performs the following processing, and transfers control to the handler
routine.
<1> Saves the restored PC to DBPC.
<2> Saves the current PSW to DBPSW.
<3> Sets the PSW.NP, PSW.EP, and PSW.ID bits to 1.
<4> Sets the handler address (00000060H) corresponding to the exception trap to the PC, and transfers
control.
Figure 22-11 illustrates the processing of the exception trap.
<R>
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
944
Figure 22-11. Exception Trap Processing
Exception trap (ILGOP) occurs
DBPC
DBPSW
PSW.NP
PSW.EP
PSW.ID
PC
Restored PC
PSW
1
1
1
00000060H
Exception processing
CPU processing
(2) Restore
Recovery from an exception trap is carried out by the DBRET instruction. By executing the DBRET
instruction, the CPU carries out the following processing and controls the address of the restored PC.
<1> Loads the restored PC and PSW from DBPC and DBPSW.
<2> Transfers control to the address indicated by the restored PC and PSW.
Caution DBPC and DBPSW can be accessed only during the interval between the execution of
the illegal opcode and DBRET instruction.
Figure 22-12 illustrates the restore processing from an exception trap.
Figure 22-12. Restore Processing from Exception Trap
DBRET instruction
PC
PSW
DBPC
DBPSW
Jump to address of restored PC
<R>
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 945
22.5.2 Debug trap
A debug trap is an exception that is generated when the DBTRAP instruction is executed and is always
acknowledged.
(1) Operation
Upon occurrence of a debug trap, the CPU performs the following processing.
<1> Saves restored PC to DBPC.
<2> Saves current PSW to DBPSW.
<3> Sets the PSW.NP, PSW.EP, and PSW.ID bits to 1.
<4> Sets handler address (00000060H) for debug trap to PC and transfers control.
Figure 22-13 shows the debug trap processing format.
Figure 22-13. Debug Trap Processing Format
DBTRAP instruction
DBPC
DBPSW
PSW.NP
PSW.EP
PSW.ID
PC
Restored PC
PSW
1
1
1
00000060H
Debug monitor routine processing
CPU processing
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
946
(2) Restoration
Restoration from a debug trap is executed with the DBRET instruction.
With the DBRET instruction, the CPU performs the following steps and transfers control to the address of the
restored PC.
<1> The restored PC and PSW are read from DBPC and DBPSW.
<2> Control is transferred to the fetched address of the restored PC and PSW.
Caution DBPC and DBPSW can be accessed after the DBTRAP instruction is executed and before the
DBRET instruction is executed.
Table 22-14 shows the processing format for restoration from a debug trap.
Figure 22-14. Processing Format of Restoration from Debug Trap
DBRET instruction
PC
PSW
DBPC
DBPSW
Jump to address of restored PC
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 947
22.6 External Interrupt Request Input Pins (NMI and INTP0 to INTP7)
22.6.1 Noise elimination
(1) Eliminating noise on NMI pin
The NMI pin has an internal noise elimination circuit that uses analog delay. Therefore, the input level of the
NMI pin is not detected as an edge unless it is maintained for a specific time or longer. Therefore, an edge is
detected after specific time.
The NMI pin can be used to release the STOP mode. In the STOP mode, noise is not eliminated by using the
system clock because the internal system clock is stopped.
(2) Eliminating noise on INTP0 to INTP7 pins
The INTP0 to INTP7 pins have an internal noise elimination circuit that uses analog delay. Therefore, the input
level of the NMI pin is not detected as an edge unless it is maintained for a specific time or longer. Therefore,
an edge is detected after specific time.
22.6.2 Edge detection
The valid edge of each of the NMI and INTP0 to INTP7 pins can be selected from the following four.
• Rising edge
• Falling edge
• Both rising and falling edges
• No edge detected
The edge of the NMI pin is not detected after reset. Therefore, the interrupt request signal is not acknowledged
unless a valid edge is enabled by using the INTF0 and INTR0 register (the NMI pin functions as a normal port pin).
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
948
(1) External interrupt falling, rising edge specification register 0 (INTF0, INTR0)
The INTF0 and INTR0 registers are 8-bit registers that specify detection of the falling and rising edges of the
NMI pin via bit 2 and the external interrupt pins (INTP0 to INTP3) via bits 3 to 6.
These registers can be read or written in 8-bit or 1-bit units.
Reset sets these registers to 00H.
Caution When the function is changed from the external interrupt function (alternate function) to the
port function, an edge may be detected. Therefore, clear the INTF0n and INTR0n bits to 00,
and then set the port mode.
0INTF0 INTF06
INTP3
INTF05 INTF04 INTF03 INTF02 0 0
After reset: 00H R/W Address: INTF0 FFFFFC00H, INTR0 FFFFFC20H
0INTR0 INTR06 INTR05 INTR04 INTR03 INTR02 0 0
INTP2 INTP1 INTP0 NMI
INTP3 INTP2 INTP1 INTP0 NMI
Remark For how to specify a valid edge, see Table 22-3.
Table 22-3. Valid Edge Specification
INTF0n INTR0n Valid Edge Specification (n = 2 to 6)
0 0 No edge detected
0 1 Rising edge
1 0 Falling edge
1 1 Both rising and falling edges
Caution Be sure to clear the INTF0n and INTR0n bits to 00 when these registers are not used as the
NMI or INTP0 to INTP3 pins.
Remark n = 2: Control of NMI pin
n = 3 to 6: Control of INTP0 to INTP3 pins
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 949
(2) External interrupt falling, rising edge specification register 3 (INTF3, INTR3)
The INTF3 and INTR3 registers are 8-bit registers that specify detection of the falling and rising edges of the
external interrupt pin (INTP7).
These registers can be read or written in 8-bit or 1-bit units.
Reset sets these registers to 00H.
Cautions 1. When the function is changed from the external interrupt function (alternate function) to
the port function, an edge may be detected. Therefore, clear the INTF31 and INTR31 bits
to 00, and then set the port mode.
2. The INTP7 pin and RXDA0 pin are alternate-function pins. When using the pin as the
RXDA0 pin, disable edge detection for the INTP7 alternate-function pin (clear the
INTF3.INTF31 bit and the INRT3.INTR31 bit to 0). When using the pin as the INTP7 pin,
stop UARTA0 reception (clear the UA0CTL0.UA0RXE bit to 0).
INTF3
After reset: 00H R/W Address: INTF3 FFFFFC06H, INTR3 FFFFFC26H
0 0 0 0 0 0 INTF31 0
INTR3 0 0 0 0 0 0 INTR31 0
INTP7
INTP7
Remark For how to specify a valid edge, see Table 22-4.
Table 22-4. Valid Edge Specification
INTF31 INTR31 Valid Edge Specification
0 0 No edge detected
0 1 Rising edge
1 0 Falling edge
1 1 Both rising and falling edges
Caution Be sure to clear the INTF31 and INTR31 bits to 00 when these registers are not used as
INTP7 pin.
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
950
(3) External interrupt falling, rising edge specification register 9H (INTF9H, INTR9H)
The INTF9H and INTR9H registers are 8-bit registers that specify detection of the falling and rising edges of
the external interrupt pins (INTP4 to INTP6).
These registers can be read or written in 8-bit or 1-bit units.
Reset sets these registers to 00H.
Caution When the function is changed from the external interrupt function (alternate function) to the
port function, an edge may be detected. Therefore, clear the INTF9n and INTR9n bits to 0,
and then set the port mode.
INTF9H
After reset: 00H R/W Address: INTF9H FFFFFC13H, INTR9H FFFFFC33H
INTF915 INTF914 INTF913 0 0 0 0 0
89101112131415
INTR9H INTR915 INTR914 INTR913 0 0 0 0 0
89101112131415
INTP6 INTP5 INTP4
INTP6 INTP5 INTP4
Remark For how to specify a valid edge, see Table 22-5.
Table 22-5. Valid Edge Specification
INTF9n INTR9n Valid Edge Specification (n = 13 to 15)
0 0 No edge detected
0 1 Rising edge
1 0 Falling edge
1 1 Both rising and falling edges
Caution Be sure to clear the INTF9n and INTR9n bits to 00 when these registers are not used as
INTP4 to INTP6 pins.
Remark n = 13 to 15: Control of INTP4 to INTP6 pins
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 951
(4) Noise elimination control register (NFC)
Digital noise elimination can be selected for the INTP3 pin. The noise elimination settings are performed using
the NFC register.
When digital noise elimination is selected, the sampling clock for digital sampling can be selected from among
fXX/64, fXX/128, fXX/256, fXX/512, fXX/1,024, and fXT. Sampling is performed 3 times.
When digital noise elimination is selected, if the clock that performs sampling in the standby mode is stopped,
then the INTP3 interrupt request signal cannot be used for releasing the standby mode. When fXT is used as
the sampling clock, the INTP3 interrupt request signal can be used for releasing either the subclock operating
mode or the IDLE1/IDLE2/STOP/sub-IDLE mode.
This register can be read or written in 8-bit units.
Reset sets this register to 00H.
Caution After the sampling clock has been changed, it takes 3 sampling clocks to initialize the digital
noise eliminator. Therefore, if an INTP3 valid edge is input within these 3 sampling clocks
after the sampling clock has been changed, an interrupt request signal may be generated.
Therefore, be careful about the following points when using the interrupt and DMA functions.
• When using the interrupt function, after the 3 sampling clocks have elapsed, enable
interrupts after the interrupt request flag (PIC3.PIF3 bit) has been cleared.
• When using the DMA function (started by INTP3), enable DMA after 3 sampling clocks
have elapsed.
NFENNFC 0 0 0 0 NFC2 NFC1 NFC0
f
XX
/64
f
XX
/128
f
XX
/256
f
XX
/512
f
XX
/1,024
f
XT
(subclock)
NFC2
0
0
0
0
1
1
Digital sampling clock
Setting prohibited
NFC1
0
0
1
1
0
0
NFC0
0
1
0
1
0
1
After reset: 00H R/W Address: FFFFF318H
Analog noise elimination (60 ns (TYP.))
Digital noise elimination
NFEN
0
1
Settings of INTP3 pin noise elimination
Other than above
Remarks 1. Since sampling is performed 3 times, the reliably eliminated noise width is 2 sampling clocks.
2. In the case of noise with a width smaller than 2 sampling clocks, an interrupt request signal
is generated if noise synchronized with the sampling clock is input.
<R>
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
952
22.7 Interrupt Acknowledge Time of CPU
Except the following cases, the interrupt acknowledge time of the CPU is 4 clocks minimum. To input interrupt
request signals successively, input the next interrupt request signal at least 5 clocks after the preceding interrupt.
• In IDLE1/IDLE2/STOP mode
• When the external bus is accessed
• When interrupt request non-sampling instructions are successively executed (see 22.8 Periods in Which
Interrupts Are Not Acknowledged by CPU.)
• When the interrupt control register is accessed
• When an on-chip peripheral I/O register is accessed
• When a programmable peripheral I/O register is accessed
<R>
<R>
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 953
Figure 22-15. Pipeline Operation at Interrupt Request Signal Acknowledgment of V850ES/SG2 (Outline)
(1) Minimum interrupt response time
IF ID EX
IFX IDX
INT2 INT3 INT4INT1
IF ID EX
WBDF
4 system clocks
Internal system clock
Instruction 1
Instruction 2
Interrupt acknowledgment operation
First instruction of interrupt servicing routine
Interrupt acknowledgment
(2) Maximum interrupt response time
IF ID EX MEM MEM
IFX IDX
INT2 INT3 INT4INT1
IF ID EX
MEM WB
INT3 INT3
6 system clocks
Internal system clock
Instruction 1
Instruction 2
Interrupt acknowledgment operation
First instruction of interrupt servicing routine
Interrupt acknowledgment
Remarks 1. INT1 to INT4: Interrupt acknowledgment processing
IFX: Invalid instruction fetch
IDX: Invalid instruction decode
2. If the same interrupt request signal is generated while an interrupt of four cycles is being
acknowledged, the new interrupt request signal is discarded. The next interrupt request signal
from the same source is registered four cycles later.
Interrupt response time (internal system clock)
Internal interrupt External interrupt
Condition
Minimum 4 4 +
Analog delay time
Maximum 6 6 +
Analog delay time
The following cases are exceptions.
• In IDLE1/IDLE2/STOP mode
• External bus access
• Two or more interrupt request non-sample instructions are
executed in succession
• Access to interrupt control register
• Access to on-chip peripheral I/O register
• Access to programmable peripheral I/O register
<R>
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD
954
Figure 22-16. Pipeline Operation at Interrupt Request Signal Acknowledgment of V850ES/SG2-H (Outline)
(1) Minimum interrupt response time
IF ID EX
IFX IDX
INT2 INT3 INT4INT1
IF ID EX
WBIF DF
IFX
IF
4 system clocks
Internal system clock
Instruction 1
Instruction 2
Interrupt acknowledgment operation
First instruction of interrupt servicing routine
Interrupt acknowledgment
Interleave
access
(2) Maximum interrupt response time
IF ID EX MEM MEM
IFX IDX
INT2 INT3 INT4
INT1
IF
MEM WB
INT3 INT3
MEMIF
IFX
INT3
IF
7 system clocks
Internal system clock
Instruction 1
Instruction 2
Interrupt acknowledgment operation
First instruction of interrupt servicing routine
Interrupt acknowledgment
Interleave
access
Remarks 1. INT1 to INT4: Interrupt acknowledgment processing
IFX: Invalid instruction fetch
IDX: Invalid instruction decode
2. If the same interrupt request signal is generated while an interrupt of four cycles is being
acknowledged, the new interrupt request signal is discarded. The next interrupt request signal
from the same source is registered four cycles later.
Interrupt response time (internal system clock)
Internal interrupt External interrupt
Condition
Minimum 4 4 +
Analog delay time
Maximum 7 7 +
Analog delay time
The following cases are exceptions.
• In IDLE1/IDLE2/STOP mode
• External bus access
• Two or more interrupt request non-sample instructions are
executed in succession
• Access to interrupt control register
• Access to on-chip peripheral I/O register
• Access to programmable peripheral I/O register
<R>
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16541EJ5V1UD 955
22.8 Periods in Which Interrupts Are Not Acknowledged by CPU
An interrupt is acknowledged by the CPU while an instruction is being executed. However, no interrupt will be
acknowledged between an interrupt request non-sample instruction and the next instruction (interrupt is held pending).
The interrupt request non-sample instructions are as follows.
• EI instruction
• DI instruction
• LDSR reg2, 0x5 instruction (for PSW)
• The store instruction for the PRCMD register
• The store, SET1, NOT1, or CLR1 instructions for the following registers.
• Interrupt-related registers:
Interrupt control register (xxICn), interrupt mask registers 0 to 3 (IMR0 to IMR3)
• Power save control register (PSC)
• On-chip debug mode register (OCDM)
Remark xx: Identification name of each peripheral unit (see Table 22-2 Interrupt Control Register (xxICn))
n: Peripheral unit number (see Table 22-2 Interrupt Control Register (xxICn)).
22.9 Cautions
(1) NMI pin
The NMI pin and P02 pin are an alternate-function pin, and function as a normal port pin after being reset. To
enable the NMI pin, validate the NMI pin with the PMC0 register. The initial setting of the NMI pin is “No edge
detected”. Select the NMI pin valid edge using the INTF0 and INTR0 registers.
(2) Interrupt control register (xxICn) of V850ES/SG2-H
In the V850ES/SG2-H, if generation of an interrupt source and a bit manipulation instruction (SET1, NOT1, or
CLR1 (except TST1)) that manipulates the xxMKn or xxPRn2 to xxPRn0 bits of the interrupt source that has
been generated conflict, the interrupt request signal may not be generated.
This can be avoided in the following two ways.
• When a bit manipulation instruction is not used to the xxICn register
<1> Change from writing the xxMKn bit to a bit manipulation instruction that manipulates the IMRm register.
<2> Change from writing the xxPRn2 to xxPRn0 bits to a byte access to the xxICn register.
• When a bit manipulation instruction is used to the xxICn register
Execute a bit manipulation instruction that manipulates the xxICn register after executing a dummy write
(byte access) with the unused xxICn.xxIFn bit cleared to 0 in the interrupt disabled (DI) status.
(3) Interrupt control register (xxICn) of V850ES/SG2 and V850ES/SG2-H
When manipulating the xxICn.xxMKn bit with the state where an interrupt request can be generated (including
an interrupt disable (DI) state), be sure to manipulate with a bit manipulation instruction or by using the
IMRm.xxMKn bit (m = 0 to 3).
In the V850ES/SG2-H, however, when using the bit manipulation instruction, also note with caution the above
(2).
(4) In-service priority register (ISPR)
If an interrupt is acknowledged while the ISPR register is being read in the interrupt enabled (EI) status, the
value of the ISPR register after the bits of the register have been set by acknowledging the interrupt may be
read. To accurately read the value of the ISPR register before an interrupt is acknowledged, read the register
while interrupts are disabled (DI).
<R>
<R>
<R>
User’s Manual U16541EJ5V1UD
956
CHAPTER 23 KEY INTERRUPT FUNCTION
23.1 Function
A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the eight key input pins (KR0
to KR7) by setting the KRM register.
Table 23-1. Assignment of Key Return Detection Pins
Flag Pin Description
KRM0 Controls KR0 signal in 1-bit units
KRM1 Controls KR1 signal in 1-bit units
KRM2 Controls KR2 signal in 1-bit units
KRM3 Controls KR3 signal in 1-bit units
KRM4 Controls KR4 signal in 1-bit units
KRM5 Controls KR5 signal in 1-bit units
KRM6 Controls KR6 signal in 1-bit units
KRM7 Controls KR7 signal in 1-bit units
Figure 23-1. Key Return Block Diagram
INTKR
Key return mode register (KRM)
KRM7 KRM6 KRM5 KRM4 KRM3 KRM2 KRM1 KRM0
KR7
KR6
KR5
KR4
KR3
KR2
KR1
KR0
CHAPTER 23 KEY INTERRUPT FUNCTION
User’s Manual U16541EJ5V1UD 957
23.2 Register
(1) Key return mode register (KRM)
The KRM register controls the KRM0 to KRM7 bits using the KR0 to KR7 signals.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
KRM7
Does not detect key return signal
Detects key return signal
KRMn
0
1
Control of key return mode
KRM KRM6 KRM5 KRM4 KRM3 KRM2 KRM1 KRM0
After reset: 00H R/W Address: FFFFF300H
Caution Rewrite the KRM register after once clearing the KRM register to 00H.
Remark For the alternate-function pin settings, see Table 4-15 Using Port Pin as Alternate Function
Pin.
23.3 Cautions
(1) If a low level is input to any of the KR0 to KR7 pins, the INTKR signal is not generated even if the falling edge
of another pin is input.
(2) The RXDA1 and KR7 pins must not be used at the same time. To use the RXDA1 pin, do not use the KR7 pin.
To use the KR7 pin, do not use the RXDA1 pin (it is recommended to set the PFC91 bit to 1 and clear
PFCE91 bit to 0).
(3) If the KRM register is changed, an interrupt request signal (INTKR) may be generated. To prevent this,
change the KRM register after disabling interrupts (DI) or masking, then clear the interrupt request flag
(KRIC.KRIF bit) to 0, and enable interrupts (EI) or clear the mask.
(4) To use the key interrupt function, be sure to set the port pin to the key return pin and then enable the operation
with the KRM register. To switch from the key return pin to the port pin, disable the operation with the KRM
register and then set the port pin.
User’s Manual U16541EJ5V1UD
958
CHAPTER 24 STANDBY FUNCTION
24.1 Overview
The power consumption of the system can be effectively reduced by using the standby modes in combination and
selecting the appropriate mode for the application. The available standby modes are listed in Table 24-1.
Table 24-1. Standby Modes
Mode Functional Outline
HALT mode Mode in which only the operating clock of the CPU is stopped
IDLE1 mode Mode in which all the operations of the internal circuits except the oscillator, PLLNote, and flash
memory are stopped
IDLE2 mode Mode in which all the operations of the internal circuits except the oscillator are stopped
STOP mode Mode in which all the operations of the internal circuits except the subclock oscillator are stopped
Subclock operation mode Mode in which the subclock is used as the internal system clock
Sub-IDLE mode Mode in which all the operations of the internal circuits except the oscillator are stopped, in the
subclock operation mode
Note The PLL holds the previous operating status.
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD 959
Figure 24-1. Status Transition
Reset
Subclock operation mode
(fx operates, PLL operates)
Subclock operation mode
(fx stops, PLL stops)
Sub-IDLE mode
(fx operates, PLL operates)
Sub-IDLE mode
(fx stops, PLL stops)
STOP mode
(fx stops, PLL stops)
IDLE2 mode
(fx operates, PLL stops)
IDLE1 mode
(fx operates, PLL operates)
IDLE1 mode
(fx operates, PLL stops)
HALT mode
(fx operates, PLL stops)
HALT mode
(fx operates, PLL operates)
Normal operation mode
Oscillation
stabilization wait
Clock through mode
(PLL operates)
Clock through mode
(PLL stops)
PLL mode
(PLL operates)
Internal oscillation
clock operation
WDT overflow
Oscillation
stabilization wait
Note
PLL lockup
time wait
Oscillation
stabilization wait
Note
Oscillation
stabilization wait
Note
Note If a WDT overflow occurs during an oscillation stabilization time, the CPU operates on the internal
oscillation clock.
Remark fX: Main clock oscillation frequency
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD
960
24.2 Registers
(1) Power save control register (PSC)
The PSC register is an 8-bit register that controls the standby function. The STP bit of this register is used to
specify the STOP mode. This register is a special register that can be written only by the special sequence
combinations (see 3.4.8 Special registers).
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
0PSC NMI1M NMI0M INTM 0 0 STP 0
7 <6> <5> <4> 3 2 <1> 0
After reset: 00H R/W Address: FFFFF1FEH
Standby mode release by INTWDT2 signal enabled
Standby mode release by INTWDT2 signal disabled
NMI1M
0
1
Standby mode release control upon occurrence of INTWDT2 signal
Standby mode release by NMI pin input enabled
Standby mode release by NMI pin input disabled
NMI0M
0
1
Standby mode release control by NMI pin input
Standby mode release by maskable interrupt request signal enabled
Standby mode release by maskable interrupt request signal disabled
INTM
0
1
Standby mode release control via maskable interrupt request signal
Normal mode
Standby mode
STP
0
1
Standby mode
Note
setting
Note Standby mode set by STP bit: IDLE1, IDLE2, STOP, or sub-IDLE mode
Cautions 1. Before setting the IDLE1, IDLE2, STOP, or sub-IDLE mode, set the PSMR.PSM1 and
PSMR.PSM0 bits and then set the STP bit.
2. Settings of the NMI1M, NMI0M, and INTM bits are invalid when HALT mode is released.
3. If the NMI1M, NMI0M, or INTM bit is set to 1 at the same time the STP bit is set to 1, the
setting of NMI1M, NMI0M, or INTM bit becomes invalid. If there is an unmasked
interrupt request signal being held pending when the IDLE1/IDLE2/STOP mode is set,
set the bit corresponding to the interrupt request signal (NMI1M, NMI0M, or INTM) to 1,
and then set the STP bit to 1.
<R>
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD 961
(2) Power save mode register (PSMR)
The PSMR register is an 8-bit register that controls the operation status in the power save mode and the clock
operation.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
0
IDLE1, sub-IDLE modes
STOP mode
IDLE2, sub-IDLE modes
STOP mode
PSM1
0
0
1
1
Specification of operation in software standby mode
PSMR 0 0 0 0 0 PSM1 PSM0
After reset: 00H R/W Address: FFFFF820H
PSM0
0
1
0
1
< > < >
Cautions 1. Be sure to clear bits 2 to 7 to “0”.
2. The PSM0 and PSM1 bits are valid only when the PSC.STP bit is 1.
Remark IDLE1: In this mode, all operations except the oscillator operation and some other circuits
(flash memory and PLL) are stopped.
After the IDLE1 mode is released, the normal operation mode is restored without
needing to secure the oscillation stabilization time, like the HALT mode.
IDLE2: In this mode, all operations except the oscillator operation are stopped.
After the IDLE2 mode is released, the normal operation mode is restored following
the lapse of the setup time specified by the OSTS register (flash memory and PLL).
STOP: In this mode, all operations except the subclock oscillator operation are stopped.
After the STOP mode is released, the normal operation mode is restored following the
lapse of the oscillation stabilization time specified by the OSTS register.
Sub-IDLE: In this mode, all other operations are halted except for the oscillator. After the IDLE
mode has been released by the interrupt request signal, the subclock operation mode
will be restored after 12 cycles of the subclock have been secured.
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD
962
(3) Oscillation stabilization time select register (OSTS)
The wait time until the oscillation stabilizes after the STOP mode is released or the wait time until the on-chip
flash memory stabilizes after the IDLE2 mode is released is controlled by the OSTS register.
The OSTS register can be read or written 8-bit units.
Reset sets this register to 06H.
0OSTS 0 0 0 0 OSTS2 OSTS1 OSTS0
OSTS2
0
0
0
0
1
1
1
1
Selection of oscillation stabilization time/setup time
Note
OSTS1
0
0
1
1
0
0
1
1
OSTS0
0
1
0
1
0
1
0
1
After reset: 06H R/W Address: FFFFF6C0H
2
10
/f
X
2
11
/f
X
2
12
/f
X
2
13
/f
X
2
14
/f
X
2
15
/f
X
2
16
/f
X
4 MHz
0.256 ms
0.512 ms
1.024 ms
2.048 ms
4.096 ms
8.192 ms
16.38 ms
5 MHz
0.205 ms
0.410 ms
0.819 ms
1.638 ms
3.277 ms
6.554 ms
13.107 ms
f
X
Setting prohibited
Note The oscillation stabilization time and setup time are required when the STOP mode and IDLE2 mode
are released, respectively.
Cautions 1. The wait time following release of the STOP mode does not include the time until the
clock oscillation starts (“a” in the figure below) following release of the STOP mode,
regardless of whether the STOP mode is released by reset input or the occurrence of
an interrupt request signal.
a
STOP mode release
Voltage waveform of X1 pin
V
SS
2. Be sure to clear bits 3 to 7 to “0”.
3. The oscillation stabilization time following reset release is 216/fX (because the initial
value of the OSTS register = 06H).
Remark f
X: Main clock oscillation frequency
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD 963
24.3 HALT Mode
24.3.1 Setting and operation status
The HALT mode is set when a dedicated instruction (HALT) is executed in the normal operation mode.
In the HALT mode, the clock oscillator continues operating. Only clock supply to the CPU is stopped; clock supply
to the other on-chip peripheral functions continues.
As a result, program execution is stopped, and the internal RAM retains the contents before the HALT mode was
set. The on-chip peripheral functions that are independent of instruction processing by the CPU continue operating.
Table 24-3 shows the operating status in the HALT mode.
The average current consumption of the system can be reduced by using the HALT mode in combination with the
normal operation mode for intermittent operation.
Cautions 1. Insert five or more NOP instructions after the HALT instruction.
2. If the HALT instruction is executed while an unmasked interrupt request signal is being held
pending, the status shifts to HALT mode, but the HALT mode is then released immediately by
the pending interrupt request.
24.3.2 Releasing HALT mode
The HALT mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal),
unmasked external interrupt request signal (INTP0 to INTP7 pin input), unmasked internal interrupt request signal
from a peripheral function operable in the HALT mode, or reset signal (RESET pin input, reset signal (WDT2RES)
generation by overflow of watchdog timer, reset signal (LVIRES) generation by low voltage detector (LVI)Note, or reset
signal (CLMRES) generation by clock monitor (CLM)).
After the HALT mode has been released, the normal operation mode is restored.
Note V850ES/SG2 only
(1) Releasing HALT mode by non-maskable interrupt request signal or unmasked maskable interrupt
request signal
The HALT mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt
request signal, regardless of the priority of the interrupt request signal. If the HALT mode is set in an interrupt
servicing routine, however, an interrupt request signal that is issued later is serviced as follows.
(a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced
is issued, the HALT mode is released, but that interrupt request signal is not acknowledged. The interrupt
request signal itself is retained.
(b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced
is issued (including a non-maskable interrupt request signal), the HALT mode is released and that
interrupt request signal is acknowledged.
Table 24-2. Operation After Releasing HALT Mode by Interrupt Request Signal
Release Source Interrupt Enabled (EI) Status Interrupt Disabled (DI) Status
Non-maskable interrupt request
signal
Execution branches to the handler address.
Maskable interrupt request signal Execution branches to the handler address
or the next instruction is executed.
The next instruction is executed.
<R>
<R>
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD
964
(2) Releasing HALT mode by reset
The same operation as the normal reset operation is performed.
Table 24-3. Operating Status in HALT Mode
Setting of HALT Mode Operating Status
Item When Subclock Is Not Used When Subclock Is Used
Main clock oscillator Oscillation enabled
Subclock oscillator − Oscillation enabled
Internal oscillator Oscillation enabled
PLL Operable
CPU Stops operation
DMA Operable
Interrupt controller Operable
ROM correction Stops operation
Timer P (TMP0 to TMP5) Operable
Timer Q (TMQ0) Operable
Timer M (TMM0) Operable when a clock other than fXT is
selected as the count clock
Operable
Watch timer Operable when fX (divided BRG) is
selected as the count clock
Operable
Watchdog timer 2 Operable when a clock other than fXT is
selected as the count clock
Operable
CSIB0 to CSIB4 Operable
I2C00 to I2C02 Operable
Serial interface
UARTA0 to UARTA2 Operable
CAN controller Operable
IEBus controller Operable
A/D converter Operable
D/A converter Operable
Real-time output function (RTO) Operable
Key interrupt function (KR) Operable
CRC arithmetic circuit Operable (in the status in which data is not input to CRCIN to stop the CPU)
External bus interface See 2.2 Pin States.
Port function Retains status before HALT mode was set
Internal data The CPU registers, statuses, data, and all other internal data such as the contents of
the internal RAM are retained as they were before the HALT mode was set.
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD 965
24.4 IDLE1 Mode
24.4.1 Setting and operation status
The IDLE1 mode is set by clearing the PSMR.PSM1 and PSMR.PSM0 bits to 00 and setting the PSC.STP bit to 1
in the normal operation mode.
In the IDLE1 mode, the clock oscillator, PLL, and flash memory continue operating but clock supply to the CPU and
other on-chip peripheral functions stops.
As a result, program execution stops and the contents of the internal RAM before the IDLE1 mode was set are
retained. The CPU and other on-chip peripheral functions stop operating. However, the on-chip peripheral functions
that can operate with the subclock or an external clock continue operating.
Table 24-5 shows the operating status in the IDLE1 mode.
The IDLE1 mode can reduce the power consumption more than the HALT mode because it stops the operation of
the on-chip peripheral functions. The main clock oscillator does not stop, so the normal operation mode can be
restored without waiting for the oscillation stabilization time after the IDLE1 mode has been released, in the same
manner as when the HALT mode is released.
Cautions 1, Insert five or more NOP instructions after the instruction that stores data in the PSC register
to set the IDLE1 mode.
2. If the IDLE1 mode is set while an unmasked interrupt request signal is being held pending,
the IDLE1 mode is released immediately by the pending interrupt request.
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD
966
24.4.2 Releasing IDLE1 mode
The IDLE1 mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal),
unmasked external interrupt request signal (INTP0 to INTP7 pin input), unmasked internal interrupt request signal
from a peripheral function operable in the IDLE1 mode, or reset signal (RESET pin input, reset signal (WDT2RES)
generation by overflow of watchdog timer, reset signal (LVIRES) generation by low voltage detector (LVI)Note, or reset
signal (CLMRES) generation by clock monitor (CLM)).
After the IDLE1 mode has been released, the normal operation mode is restored.
Note V850ES/SG2 only
(1) Releasing IDLE1 mode by non-maskable interrupt request signal or unmasked maskable interrupt
request signal
The IDLE1 mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt
request signal, regardless of the priority of the interrupt request signal. If the IDLE1 mode is set in an interrupt
servicing routine, however, an interrupt request signal that is issued later is processed as follows.
(a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced
is issued, the IDLE1 mode is released, but that interrupt request signal is not acknowledged. The
interrupt request signal itself is retained.
(b) If an interrupt request signal with a priority higher than that of the interrupt request currently being
serviced is issued (including a non-maskable interrupt request signal), the IDLE1 mode is released and
that interrupt request signal is acknowledged.
Caution An interrupt request signal that is disabled by setting the PSC.NMI1M, PSC.NMI0M, and
PSC.INTM bits to 1 becomes invalid and IDLE1 mode is not released.
Table 24-4. Operation After Releasing IDLE1 Mode by Interrupt Request Signal
Release Source Interrupt Enabled (EI) Status Interrupt Disabled (DI) Status
Non-maskable interrupt request
signal
Execution branches to the handler address.
Maskable interrupt request signal Execution branches to the handler address
or the next instruction is executed.
The next instruction is executed.
<R>
<R>
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD 967
(2) Releasing IDLE1 mode by reset
The same operation as the normal reset operation is performed.
Table 24-5. Operating Status in IDLE1 Mode
Operating Status Setting of IDLE1 Mode
Item When Subclock Is Not Used When Subclock Is Used
Main clock oscillator Oscillation enabled
Subclock oscillator − Oscillation enabled
Internal oscillator Oscillation enabled
PLL Operable
CPU Stops operation
DMA Stops operation
Interrupt controller Stops operation (but standby mode release enabled)
ROM correction Stops operation
Timer P (TMP0 to TMP5) Stops operation
Timer Q (TMQ0) Stops operation
Timer M (TMM0) Operable when fR/8 is selected as the
count clock
Operable when fR/8 or fXT is selected as
the count clock
Watch timer Operable when fX (divided BRG) is
selected as the count clock
Operable
Watchdog timer 2 Operable when fR is selected as the
count clock
Operable when fR or fXT is selected as
the count clock
CSIB0 to CSIB4 Operable when the SCKBn input clock is selected as the count clock (n = 0 to 4)
I2C00 to I2C02 Stops operation
Serial interface
UARTA0 to UARTA2 Stops operation (but UARTA0 is operable when the ASCKA0 input clock is selected)
CAN controller Stops operation
IEBus controller Stops operation
A/D converter Holds operation (conversion result held)Note
D/A converter Holds operation (output held Note)
Real-time output function (RTO) Stops operation (output held)
Key interrupt function (KR) Operable
CRC arithmetic circuit Stops operation
External bus interface See 2.2 Pin States.
Port function Retains status before IDLE1 mode was set
Internal data The CPU registers, statuses, data, and all other internal data such as the contents of
the internal RAM are retained as they were before the IDLE1 mode was set.
Note To realize low power consumption, stop the A/D converter and D/A converter before shifting to the IDLE1
mode.
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD
968
24.5 IDLE2 Mode
24.5.1 Setting and operation status
The IDLE2 mode is set by setting the PSMR.PSM1 and PSMR.PSM0 bits to 10 and setting the PSC.STP bit to 1 in
the normal operation mode.
In the IDLE2 mode, the clock oscillator continues operation but clock supply to the CPU, PLL, flash memory, and
other on-chip peripheral functions stops.
As a result, program execution stops and the contents of the internal RAM before the IDLE2 mode was set are
retained. The CPU, PLL, and other on-chip peripheral functions stop operating. However, the on-chip peripheral
functions that can operate with the subclock or an external clock continue operating.
Table 24-7 shows the operating status in the IDLE2 mode.
The IDLE2 mode can reduce the power consumption more than the IDLE1 mode because it stops the operations of
the on-chip peripheral functions, PLL, and flash memory. However, because the PLL and flash memory are stopped,
a setup time for the PLL and flash memory is required when IDLE2 mode is released.
Cautions 1. Insert five or more NOP instructions after the instruction that stores data in the PSC register
to set the IDLE2 mode.
2. If the IDLE2 mode is set while an unmasked interrupt request signal is being held pending,
the IDLE2 mode is released immediately by the pending interrupt request.
24.5.2 Releasing IDLE2 mode
The IDLE2 mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal),
unmasked external interrupt request signal (INTP0 to INTP7 pin input), unmasked internal interrupt request signal
from the peripheral functions operable in the IDLE2 mode, or reset signal (RESET pin input, reset signal (WDT2RES)
generation by overflow of watchdog timer, reset signal (LVIRES) generation by low voltage detector (LVI)Note, or reset
signal (CLMRES) generation by clock monitor (CLM)).
After the IDLE2 mode has been released, the normal operation mode is restored.
Note V850ES/SG2 only
(1) Releasing IDLE2 mode by non-maskable interrupt request signal or unmasked maskable interrupt
request signal
The IDLE2 mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt
request signal, regardless of the priority of the interrupt request signal. If the IDLE2 mode is set in an interrupt
servicing routine, however, an interrupt request signal that is issued later is processed as follows.
(a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced
is issued, the IDLE2 mode is released, but that interrupt request signal is not acknowledged. The
interrupt request signal itself is retained.
(b) If an interrupt request signal with a priority higher than that of the interrupt request currently being
serviced is issued (including a non-maskable interrupt request signal), the IDLE2 mode is released and
that interrupt request signal is acknowledged.
Caution The interrupt request signal that is disabled by setting the PSC.NMI1M, PSC.NMI0M, and
PSC.INTM bits to 1 becomes invalid and IDLE2 mode is not released.
<R>
<R>
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD 969
Table 24-6. Operation After Releasing IDLE2 Mode by Interrupt Request Signal
Release Source Interrupt Enabled (EI) Status Interrupt Disabled (DI) Status
Non-maskable interrupt request
signal
Execution branches to the handler address after securing the prescribed setup time.
Maskable interrupt request signal Execution branches to the handler address
or the next instruction is executed after
securing the prescribed setup time.
The next instruction is executed after
securing the prescribed setup time.
(2) Releasing IDLE2 mode by reset
The same operation as the normal reset operation is performed.
Table 24-7. Operating Status in IDLE2 Mode
Operating Status Setting of IDLE2 Mode
Item When Subclock Is Not Used When Subclock Is Used
Main clock oscillator Oscillation enabled
Subclock oscillator − Oscillation enabled
Internal oscillator Oscillation enabled
PLL Stops operation
CPU Stops operation
DMA Stops operation
Interrupt controller Stops operation (but standby mode can be released)
ROM correction Stops operation
Timer P (TMP0 to TMP5) Stops operation
Timer Q (TMP0) Stops operation
Timer M (TMM0) Operable when fR/8 is selected as the
count clock
Operable when fR/8 or fXT is selected as
the count clock
Watch timer Operable when fX (divided BRG) is
selected as the count clock
Operable
Watchdog timer 2 Operable when fR is selected as the
count clock
Operable when fR or fXT is selected as
the count clock
CSIB0 to CSIB4 Operable when the SCKBn input clock is selected as the count clock (n = 0 to 4)
I2C00 to I2C02 Stops operation
Serial interface
UARTA0 to UARTA2 Stops operation (but UARTA0 is operable when the ASCKA0 input clock is selected)
CAN controller Stops operation
IEBus controller Stops operation
A/D converter Holds operation (conversion result held)Note
D/A converter Holds operation (output heldNote)
Real-time output function (RTO) Stops operation (output held)
Key interrupt function (KR) Operable
CRC arithmetic circuit Stops operation
External bus interface See 2.2 Pin States.
Port function Retains status before IDLE2 mode was set
Internal data The CPU registers, statuses, data, and all other internal data such as the contents of
the internal RAM are retained as they were before the IDLE2 mode was set.
Note To realize low power consumption, stop the A/D converter and D/A converter before shifting to the IDLE2
mode.
<R>
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD
970
24.5.3 Securing setup time when releasing IDLE2 mode
Secure the setup time for the ROM (flash memory) after releasing the IDLE2 mode because the operation of the
blocks other than the main clock oscillator stops after the IDLE2 mode is set.
(1) Releasing IDLE2 mode by non-maskable interrupt request signal or unmasked maskable interrupt
request signal
Secure the specified setup time by setting the OSTS register.
When the releasing source is generated, the dedicated internal timer starts counting according to the OSTS
register setting. When it overflows, the normal operation mode is restored.
Oscillated waveform
ROM circuit stopped Setup time count
Main clock
IDLE mode status
Interrupt request
(2) Release by reset (RESET pin input, WDT2RES generation)
This operation is the same as that of a normal reset.
The oscillation stabilization time is the initial value of the OSTS register, 216/fX.
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD 971
24.6 STOP Mode
24.6.1 Setting and operation status
The STOP mode is set by setting the PSMR.PSM1 and PSMR.PSM0 bits to 01 or 11 and setting the PSC.STP bit
to 1 in the normal operation mode.
In the STOP mode, the subclock oscillator continues operating but the main clock oscillator stops. Clock supply to
the CPU and the on-chip peripheral functions is stopped.
As a result, program execution stops, and the contents of the internal RAM before the STOP mode was set are
retained. The on-chip peripheral functions that operate with the clock oscillated by the subclock oscillator or an
external clock continue operating.
Table 24-9 shows the operating status in the STOP mode.
Because the STOP mode stops operation of the main clock oscillator, it reduces the power consumption to a level
lower than the IDLE2 mode. If the subclock oscillator, internal oscillator, and external clock are not used, the power
consumption can be minimized with only leakage current flowing.
Cautions 1, Insert five or more NOP instructions after the instruction that stores data in the PSC register
to set the STOP mode.
2. If the STOP mode is set while an unmasked interrupt request signal is being held pending,
the STOP mode is released immediately by the pending interrupt request.
24.6.2 Releasing STOP mode
The STOP mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal),
unmasked external interrupt request signal (INTP0 to INTP7 pin input), unmasked internal interrupt request signal
from the peripheral functions operable in the STOP mode, or reset signal (RESET pin input, reset signal (WDT2RES)
generation by overflow of watchdog timer, or reset signal (LVIRES) generation by low voltage detector (LVI)Note).
After the STOP mode has been released, the normal operation mode is restored after the oscillation stabilization
time has been secured.
Note V850ES/SG2 only
(1) Releasing STOP mode by non-maskable interrupt request signal or unmasked maskable interrupt
request signal
The STOP mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt
request signal, regardless of the priority of the interrupt request signal. If the STOP mode is set in an interrupt
servicing routine, however, an interrupt request signal that is issued later is serviced as follows.
(a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced
is issued, the STOP mode is released, but that interrupt request signal is not acknowledged. The interrupt
request signal itself is retained.
(b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced
is issued (including a non-maskable interrupt request signal), the STOP mode is released and that
interrupt request signal is acknowledged.
Caution The interrupt request that is disabled by setting the PSC.NMI1M, PSC.NMI0M, and PSC.INTM
bits to 1 becomes invalid and STOP mode is not released.
<R>
<R>
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD
972
Table 24-8. Operation After Releasing STOP Mode by Interrupt Request Signal
Release Source Interrupt Enabled (EI) Status Interrupt Disabled (DI) Status
Non-maskable interrupt request
signal
Execution branches to the handler address after securing the oscillation stabilization time.
Maskable interrupt request signal Execution branches to the handler address
or the next instruction is executed after
securing the oscillation stabilization time.
The next instruction is executed after
securing the oscillation stabilization time.
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD 973
(2) Releasing STOP mode by reset
The same operation as the normal reset operation is performed.
Table 24-9. Operating Status in STOP Mode
Operating Status Setting of STOP Mode
Item When Subclock Is Not Used When Subclock Is Used
Main clock oscillator Stops oscillation
Subclock oscillator − Oscillation enabled
Internal oscillator Oscillation enabled
PLL Stops operation
CPU Stops operation
DMA Stops operation
Interrupt controller Stops operation (but standby mode can be released)
ROM correction Stops operation
Timer P (TMP0 to TMP5) Stops operation
Timer Q (TMP0) Stops operation
Timer M (TMM0) Operable when fR/8 is selected as the
count clock
Operable when fR/8 or fXT is selected as
the count clock
Watch timer Stops operation Operable when fXT is selected as the
count clock
Watchdog timer 2 Operable when fR is selected as the
count clock
Operable when fR or fXT is selected as
the count clock
CSIB0 to CSIB4 Operable when the SCKBn input clock is selected as the count clock (n = 0 to 4)
I2C00 to I2C02 Stops operation
Serial interface
UARTA0 to UARTA2 Stops operation (but UARTA0 is operable when the ASCKA0 input clock is selected)
CAN controller Stops operation
IEBus controller Stops operation
A/D converter Stops operation (conversion result undefined)Notes 1, 2
D/A converter Stops operationNotes 3, 4 (high impedance is output)
Real-time output function (RTO) Stops operation (output held)
Key interrupt function (KR) Operable
CRC arithmetic circuit Stops operation
External bus interface See 2.2 Pin States.
Port function Retains status before STOP mode was set
Internal data The CPU registers, statuses, data, and all other internal data such as the contents of
the internal RAM are retained as they were before the STOP mode was set.
Notes 1. If the STOP mode is set while the A/D converter is operating, the A/D converter is automatically
stopped and starts operating again after the STOP mode is released. However, in that case, the
A/D conversion results after the STOP mode is released are invalid. All the A/D conversion results
before the STOP mode is set are invalid.
2. Even if the STOP mode is set while the A/D converter is operating, the power consumption is
reduced equivalently to when the A/D converter is stopped before the STOP mode is set.
3. If the STOP mode is set while the D/A converter is operating, the D/A converter is automatically
stopped and the pin status becomes high impedance. After the STOP mode is released, D/A
conversion resumes, the setting time elapses, and the status returns to the output level before the
STOP mode was set.
4. Even if the STOP mode is set while the D/A converter is operating, the power consumption is
reduced equivalently to when the D/A converter is stopped before the STOP mode is set.
<R>
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD
974
24.6.3 Securing oscillation stabilization time when releasing STOP mode
Secure the oscillation stabilization time for the main clock oscillator after releasing the STOP mode because the
operation of the main clock oscillator stops after STOP mode is set.
(1) Releasing STOP mode by non-maskable interrupt request signal or unmasked maskable interrupt
request signal
Secure the oscillation stabilization time by setting the OSTS register.
When the releasing source is generated, the dedicated internal timer starts counting according to the OSTS
register setting. When it overflows, the normal operation mode is restored.
Oscillated waveform
ROM circuit stopped Setup time count
Main clock
STOP status
Interrupt request
(2) Release by reset
This operation is the same as that of a normal reset.
The oscillation stabilization time is the initial value of the OSTS register, 216/fX.
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD 975
24.7 Subclock Operation Mode
24.7.1 Setting and operation status
The subclock operation mode is set by setting the PCC.CK3 bit to 1 in the normal operation mode.
When the subclock operation mode is set, the internal system clock is changed from the main clock to the subclock.
Check whether the clock has been switched by using the PCC.CLS bit.
When the PCC.MCK bit is set to 1, the operation of the main clock oscillator is stopped. As a result, the system
operates only on the subclock.
In the subclock operation mode, the power consumption can be reduced to a level lower than in the normal
operation mode because the subclock is used as the internal system clock. In addition, the power consumption can
be further reduced to the level of the STOP mode by stopping the operation of the main clock oscillator.
Table 24-10 shows the operating status in subclock operation mode.
Cautions 1. When manipulating the CK3 bit, do not change the set values of the PCC.CK2 to PCC.CK0 bits
(using a bit manipulation instruction to manipulate the bit is recommended). For details of
the PCC register, see 6.3 (1) Processor clock control register (PCC).
2. If the following conditions are not satisfied, change the CK2 to CK0 bits so that the conditions
are satisfied and set the subclock operation mode.
Internal system clock (fCLK) > Subclock (fXT = 32.768 kHz) × 4
Remark Internal system clock (fCLK): Clock generated from the main clock (fXX) by setting the CK2 to CK0 bits
24.7.2 Releasing subclock operation mode
The subclock operation mode is released by a reset signal (RESET pin input, reset signal (WDT2RES) generation
by overflow of watchdog timer, reset signal (LVIRES) generation by low voltage detector (LVI)Note, or reset signal
(CLMRES) generation by clock monitor (CLM)) when the CK3 bit is cleared to 0.
If the main clock is stopped (MCK bit = 1), set the MCK bit to 1, secure the oscillation stabilization time of the main
clock by software, and clear the CK3 bit to 0.
The normal operation mode is restored when the subclock operation mode is released.
Note V850ES/SG2 only
Caution When manipulating the CK3 bit, do not change the set values of the CK2 to CK0 bits (using a bit
manipulation instruction to manipulate the bit is recommended).
For details of the PCC register, see 6.3 (1) Processor clock control register (PCC).
<R>
<R>
<R>
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD
976
Table 24-10. Operating Status in Subclock Operation Mode
Operating Status Setting of Subclock Operation Mode
Item When Main Clock Is Oscillating When Main Clock Is Stopped
Subclock oscillator Oscillation enabled
Internal oscillator Oscillation enabled
PLL Operable Stops operationNote
CPU Operable
DMA Operable
Interrupt controller Operable
ROM correction Operable
Timer P (TMP0 to TMP5) Operable Stops operationNote
Timer Q (TMP0) Operable Stops operationNote
Timer M (TMM0) Operable Operable when fR/8 or fXT is selected as
the count clock
Watch timer Operable Operable when fXT is selected as the
count clock
Watchdog timer 2 Operable Operable when fR or fXT is selected as
the count clock
CSIB0 to CSIB4 Operable Operable when the SCKBn input clock is
selected as the count clock (n = 0 to 4)
I2C00 to I2C02 Operable Stops operationNote
Serial interface
UARTA0 to UARTA2 Operable Stops operation (but UARTA0 is
operable when the ASCKA0 input clock
is selected)
CAN controller Operable Stops operationNote
IEBus controller Operable Stops operationNote
A/D converter Operable Stops operationNote
D/A converter Operable
Real-time output function (RTO) Operable Stops operationNote (output held)
Key interrupt function (KR) Operable
CRC arithmetic circuit Operable
External bus interface Operable
Port function Settable
Internal data Settable
Note To stop the main clock, be sure to stop PLL (PLLCTL.PLLON bit = 0).
Also stop the internal peripheral functions that are operating on the main clock.
Caution When the CPU is operating on the subclock and main clock oscillation is stopped, accessing a
register in which a wait occurs is disabled. If a wait is generated, it can be released only by reset
(see 3.4.9 (2)).
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD 977
24.8 Sub-IDLE Mode
24.8.1 Setting and operation status
The sub-IDLE mode is set by setting the PSMR.PSM1 and PSMR.PSM0 bits to 00 or 10 and setting the PSC.STP
bit to 1 in the subclock operation mode.
In this mode, the clock oscillator continues operating but clock supply to the CPU, flash memory, and the other on-
chip peripheral functions is stopped.
As a result, program execution stops and the contents of the internal RAM before the sub-IDLE mode was set are
retained. The CPU and the other on-chip peripheral functions are stopped. However, the on-chip peripheral functions
that can operate with the subclock or an external clock continue operating.
Because the sub-IDLE mode stops operation of the CPU, flash memory, and other on-chip peripheral functions, it
can reduce the power consumption more than the subclock operation mode. If the sub-IDLE mode is set after the
main clock has been stopped, the current consumption can be reduced to a level as low as that in the STOP mode.
Table 24-12 shows the operating status in the sub-IDLE mode.
Cautions 1. Following the store instruction to the PSC register for setting the sub-IDLE mode, insert the
five or more NOP instructions.
2. If the sub-IDLE mode is set while an unmasked interrupt request signal is being held pending,
the sub-IDLE mode is then released immediately by the pending interrupt request.
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD
978
24.8.2 Releasing sub-IDLE mode
The sub-IDLE mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal),
unmasked external interrupt request signal (INTP0 to INTP7 pin input), unmasked internal interrupt request signal
from the peripheral functions operable in the sub-IDLE mode, or reset signal (RESET pin input, reset signal
(WDT2RES) generation by overflow of watchdog timer, reset signal (LVIRES) generation by low voltage detector
(LVI)Note or reset signal (CLMRES) generation by clock monitor (CLM)). The PLL returns to the operating status it was
in before the sub-IDLE mode was set.
When the sub-IDLE mode is released by an interrupt request signal, the subclock operation mode is set.
Note V850ES/SG2 only
(1) Releasing sub-IDLE mode by non-maskable interrupt request signal or unmasked maskable interrupt
request signal
The sub-IDLE mode is released by a non-maskable interrupt request signal or an unmasked maskable
interrupt request signal, regardless of the priority of the interrupt request signal.
If the sub-IDLE mode is set in an interrupt servicing routine, however, an interrupt request signal that is issued
later is serviced as follows.
(a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced
is issued, the sub-IDLE mode is released, but that interrupt request signal is not acknowledged. The
interrupt request signal itself is retained.
(b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced
is issued (including a non-maskable interrupt request signal), the sub-IDLE mode is released and that
interrupt request signal is acknowledged.
Cautions 1. The interrupt request signal that is disabled by setting the PSC.NMI1M, PSC.NMI0M, and
PSC.INTM bits to 1 becomes invalid and sub-IDLE mode is not released.
2. When the sub-IDLE mode is released, 12 cycles of the subclock (about 366
μ
s) elapse
from when the interrupt request signal that releases the sub-IDLE mode is generated to
when the mode is released.
Table 24-11. Operation After Releasing Sub-IDLE Mode by Interrupt Request Signal
Release Source Interrupt Enabled (EI) Status Interrupt Disabled (DI) Status
Non-maskable interrupt request
signal
Execution branches to the handler address.
Maskable interrupt request signal Execution branches to the handler address
or the next instruction is executed.
The next instruction is executed.
<R>
<R>
CHAPTER 24 STANDBY FUNCTION
User’s Manual U16541EJ5V1UD 979
(2) Releasing sub-IDLE mode by reset
The same operation as the normal reset operation is performed.
Table 24-12. Operating Status in Sub-IDLE Mode
Operating Status Setting of Sub-IDLE Mode
Item When Main Clock Is Oscillating When Main Clock Is Stopped
Subclock oscillator Oscillation enabled
Internal oscillator Oscillation enabled
PLL Operable Stops operationNote 1
CPU Stops operation
DMA Stops operation
Interrupt controller Stops operation (but standby mode can be released)
ROM correction Stops operation
Timer P (TMP0 to TMP5) Stops operation
Timer Q (TMP0) Stops operation
Timer M (TMM0) Operable when fR/8 or fXT is selected as the count clock
Watch timer Stops operation Operable when fXT is selected as the
count clock
Watchdog timer 2 Operable when fR or fXT is selected as the count clock
CSIB0 to CSIB4 Operable when the SCKBn input clock is selected as the count clock (n = 0 to 4)
I2C00 to I2C02 Stops operation
Serial interface
UARTA0 to UARTA2 Stops operation (but UARTA0 is operable when the ASCKA0 input clock is selected)
CAN controller Stops operation
IEBus controller Stops operation
A/D converter Holds operation (conversion result held)Note 2
D/A converter Holds operation (output heldNote 2)
Real-time output function (RTO) Stops operation (output held)
Key interrupt function (KR) Operable
CRC arithmetic circuit Stops operation
External bus interface See 2.2 Pin States (same operation status as IDLE1, IDLE2 mode).
Port function Retains status before sub-IDLE mode was set
Internal data The CPU registers, statuses, data, and all other internal data such as the contents of
the internal RAM are retained as they were before the sub-IDLE mode was set.
Notes 1. Be sure to stop the PLL (PLLCTL.PLLON bit = 0) before stopping the main clock.
2. To realize low power consumption, stop the A/D and D/A converters before shifting to the sub-IDLE
mode.
<R>
User’s Manual U16541EJ5V1UD
980
CHAPTER 25 RESET FUNCTIONS
25.1 Overview
The following reset functions are available.
(1) Reset sources
• External reset input via the RESET pin
• Reset via the watchdog timer 2 (WDT2) overflow (WDT2RES)
• System reset via the comparison of the low-voltage detector (LVI) supply voltage and detected voltage
(LVIRES)Note
• System reset via the detecting clock monitor (CLM) oscillation stop (CLMRES)
Note V850ES/SG2
After a reset is released, the source of the reset can be confirmed with the reset source flag register (RESF).
<R>
<R>
CHAPTER 25 RESET FUNCTIONS
User’s Manual U16541EJ5V1UD 981
(2) Emergency operation mode
If the WDT2 overflows during the main clock oscillation stabilization time inserted after reset release or STOP
mode release, a main clock oscillation anomaly is judged and the CPU starts operating on the internal
oscillation clock.
Caution When the CPU operates on the internal oscillation clock, access to the register in which a
wait state is generated is prohibited. For the register in which a wait state is generated, see
3.4.9 (2) Accessing specific on-chip peripheral I/O registers.
Figure 25-1. Block Diagram of Reset Function
(a) V850ES/SG2
CLMRF LVIRFWDT2RF
Reset source flag
register (RESF)
Internal bus
WDT2 reset signal
CLM reset signal
RESET
LVI reset signal
Reset signal
Reset signal
Reset signal to
LVIM/LVIS register
Clear
SetSet
Clear Clear
Set
Caution An LVI circuit internal reset does not reset the LVI circuit.
Remarks 1. LVIM: Low-voltage detection register
2. LVIS: Low-voltage detection level selection register
(b) V850ES/SG2-H
CLMRF
WDT2RF
Reset source flag register (RESF)
Internal bus
WDT2 reset signal
CLM reset signal
RESET
Reset signal
Reset signal
Clear
Set
Clear
Set
<R>
<R>
CHAPTER 25 RESET FUNCTIONS
User’s Manual U16541EJ5V1UD
982
25.2 Registers to Check Reset Source
The V850ES/SG2 has four kinds of reset sources, and the V850ES/SG2-H has three kinds of reset sources. After
a reset has been released, the source of the reset that occurred can be checked with the reset source flag register
(RESF).
(1) Reset source flag register (RESF)
The RESF register is a special register that can be written only by a combination of specific sequences (see
3.4.8 Special registers).
The RESF register indicates the source from which a reset signal is generated.
This register is read or written in 8-bit or 1-bit units.
RESET pin sets this register to 00H. The default value differs if the source of reset is other than the RESET
pin signal.
0
WDT2RF
0
1
Not generated
Generated
RESF 0 0 WDT2RF 0 0 CLMRF
LVIRF
Note 2
After reset: 00HNote 1 R/W Address: FFFFF888H
Reset signal from WDT2
LVIRF
Note 2
0
1
Not generated
Generated
Reset signal from LVI
CLMRF
0
1
Not generated
Generated
Reset signal from CLM
Notes 1. The value of the RESF register is cleared to 00H when a reset is executed via the RESET pin.
When a reset is executed by the watchdog timer 2 (WDT2), clock monitor (CLM), or low-voltage
detector (LVI), the reset flag of that register (WDT2RF, CLMRF, or LVIRF bit) is set; however,
other sources are retained.
2. That LVIRF bit is available only in the V850ES/SG2.
Be sure to set bit 0 to “0” in the V850ES/SG2-H.
Caution Only “0” can be written to each bit of this register. If writing “0” conflicts with setting the
flag (occurrence of reset), setting the flag takes precedence.
<R>
<R>
<R>
<R>
CHAPTER 25 RESET FUNCTIONS
User’s Manual U16541EJ5V1UD 983
25.3 Operation
25.3.1 Reset operation via RESET pin
When a low level is input to the RESET pin, the system is reset, and each hardware unit is initialized.
When the level of the RESET pin is changed from low to high, the reset status is released.
Table 25-1. Hardware Status on RESET Pin Input
Item During Reset After Reset
Main clock oscillator (fX) Oscillation stops Oscillation starts
Subclock oscillator (fXT) Oscillation continues
Internal oscillator Oscillation stops Oscillation starts
Peripheral clock (fXX to fXX/1,024) Operation stops Operation starts after securing oscillation
stabilization time
Internal system clock (fCLK),
CPU clock (fCPU)
Operation stops Operation starts after securing oscillation
stabilization time (initialized to fXX/8)
CPU Initialized Program execution starts after securing
oscillation stabilization time
Watchdog timer 2 Operation stops (initialized to 0) Counts up from 0 with internal oscillation
clock as source clock.
Internal RAM Undefined if power-on reset or CPU access and reset input conflict (data is damaged).
Otherwise value immediately after reset input is retainedNote 1.
I/O lines (ports/alternate-function
pins)
High impedanceNote 2
On-chip peripheral I/O registers Initialized to specified status, OCDM register is set (01H).
Other on-chip peripheral functions Operation stops Operation can be started after securing
oscillation stabilization time
Notes 1. The firmware of the V850ES/SG2 and V850ES/SG2-H use part of the internal RAM after the internal
system reset operation has been released, because they support a boot swap function. Therefore, the
contents of some RAM areas are not retained on power-on reset. For details, see 25.3.5 Operation
after reset release.
2. When the power is turned on, the following pins may momentarily output an undefined level.
• P10/ANO0 pin
• P11/ANO1 pin
• P53/SIB2/KR3/TIQ00/TOQ00/RTP03/DDO pin (the DDO pin is provided only in the flash memory
version)
Caution The OCDM register is initialized by the RESET pin input. Therefore, note with caution that, if a
high level is input to the P05/DRST pin after a reset release before the OCDM.OCDM0 bit is
cleared, the V850ES/SG2 may enter on-chip debug mode (flash memory versions only). The mask
ROM versions do not support the on-chip debug mode; however the OCDM register controls the
pull-down resistor connected to the P05/INTP2 pin. For details, see CHAPTER 4 PORT
FUNCTIONS.
<R>
<R>
<R>
CHAPTER 25 RESET FUNCTIONS
User’s Manual U16541EJ5V1UD
984
Figure 25-2. Timing of Reset Operation by RESET Pin Input
Counting of oscillation
stabilization time
Initialized to f
XX
/8 operation
Oscillation stabilization timer overflows
Internal system
reset signal
Analog delay
(eliminated as noise)
Analog delayAnalog delay
(eliminated as noise)
RESET
f
X
f
CLK
Analog delay
Figure 25-3. Timing of Power-on Reset Operation
Oscillation stabilization
time count
Must be on-chip
regulator stabilization
time (1 ms (max.))
or longer.
Initialized to f
XX
/8 operation
Overflow of timer for oscillation stabilization
Internal system
reset signal
RESET
f
X
V
DD
f
CLK
Analog delay
CHAPTER 25 RESET FUNCTIONS
User’s Manual U16541EJ5V1UD 985
25.3.2 Reset operation by watchdog timer 2 (WDT2RES)
When watchdog timer 2 is set to the reset operation mode due to overflow, upon watchdog timer 2 overflow
(WDT2RES signal generation), a system reset is executed and the hardware is initialized to the initial status.
Following watchdog timer 2 overflow, the reset status is entered and lasts the predetermined time (analog delay),
and the reset status is then automatically released.
The main clock oscillator is stopped during the reset period.
Table 25-2. Hardware Status During Watchdog Timer 2 Reset Operation
Item During Reset After Reset
Main clock oscillator (fX) Oscillation stops Oscillation starts
Subclock oscillator (fXT) Oscillation continues
Internal oscillator Oscillation stops Oscillation starts
Peripheral clock (fXX to fXX/1,024) Operation stops Operation starts after securing oscillation
stabilization time
Internal system clock (fCLK),
CPU clock (fCPU)
Operation stops Operation starts after securing oscillation
stabilization time (initialized to fXX/8)
CPU Initialized Program execution after securing
oscillation stabilization time
Watchdog timer 2 Operation stops (initialized to 0) Counts up from 0 with internal oscillation
clock as source clock.
Internal RAM Undefined if power-on reset or CPU access and reset input conflict (data is damaged).
Otherwise value immediately after reset input is retainedNote.
I/O lines (ports/alternate-function
pins)
High impedance
On-chip peripheral I/O register Initialized to specified status, OCDM register retains its value.
On-chip peripheral functions other
than above
Operation stops Operation can be started after securing
oscillation stabilization time.
Note The firmware of the V850ES/SG2 and V850ES/SG2-H uses part of the internal RAM after the internal
system reset operation has been released because it supports a boot swap function. Therefore, the
contents of some RAM areas are not retained on power-on reset. For details, see 25.3.5 Operation after
reset release.
<R>
<R>
CHAPTER 25 RESET FUNCTIONS
User’s Manual U16541EJ5V1UD
986
Figure 25-4. Timing of Reset Operation by WDT2RES Signal Generation
Counting of oscillation
stabilization time
Initialized to f
XX
/8 operation
Oscillation stabilization timer overflow
Internal system
reset signal
WDT2RES
f
X
f
CLK
Analog delay
CHAPTER 25 RESET FUNCTIONS
User’s Manual U16541EJ5V1UD 987
25.3.3 Reset operation by low-voltage detector (LVIRES) (V850ES/SG2 only)
If the supply voltage falls below the voltage detected by the low-voltage detector when LVI operation is enabled, a
system reset is executed (when the LVIM.LVIMD bit is set to 1), and the hardware is initialized to the initial status.
The reset status lasts from when a supply voltage drop has been detected until the supply voltage rises above the
LVI detection voltage.
The main clock oscillator is stopped during the reset period.
When the LVIMD bit = 0, an interrupt request signal (INTLVI) is generated if a low voltage is detected.
Table 25-3. Hardware Status During Reset Operation by Low-Voltage Detector
Item During Reset After Reset
Main clock oscillator (fX) Oscillation stops Oscillation starts
Subclock oscillator (fXT) Oscillation continues
Internal oscillator Oscillation stops Oscillation starts
Peripheral clock (fXX to fXX/1,024) Operation stops Operation starts after securing oscillation
stabilization time
Internal system clock (fCLK),
CPU clock (fCPU)
Operation stops Operation starts after securing oscillation
stabilization time (initialized to fXX/8)
CPU Initialized Program execution starts after securing
oscillation stabilization time
WDT2 Operation stops (initialized to 0) Counts up from 0 with internal oscillation
clock as source clock.
Internal RAM Undefined if power-on reset or CPU access and reset input conflict (data is damaged).
Otherwise value immediately after reset input is retainedNote.
I/O lines (ports/alternate-function
pins)
High impedance
On-chip peripheral I/O register Initialized to specified status, OCDM register retains its value.
LVI Operation continues
On-chip peripheral functions other
than above
Operation stops Operation can be started after securing
oscillation stabilization time.
Note The firmware of the V850ES/SG2 uses part of the internal RAM after the internal system reset operation
has been released because it supports a boot swap function. Therefore, the contents of some RAM areas
are not retained on power-on reset. For details, refer to 25.3.5 Operation after reset release.
Remark The reset timing of the low-voltage detector, refer to CHAPTER 27 LOW-VOLTAGE DETECTOR.
<R>
<R>
<R>
<R>
CHAPTER 25 RESET FUNCTIONS
User’s Manual U16541EJ5V1UD
988
25.3.4 Reset operation by clock monitor (CLMRES)
When the clock monitor operation is enabled, the main clock is monitored by using the sampling clock (internally
oscillated clock: fR). If it is detected that the main clock is stopped, the system is reset and each hardware unit is
initialized to a specific status.
After it has been detected that the main clock is stopped, the CPU is placed in the reset status for a specific time
(of analog delay), and then it is automatically released from the reset status. After the reset status has been released,
the timer for oscillation stabilization does not perform its counting operation, because the main clock is stopped.
When watchdog timer 2 that is started by default overflows, the CPU starts program execution on an internally
oscillated clock (fR).
The status of each hardware unit during the reset period executed by the reset signal (CLMRES) of the clock
monitor operation and after the reset status is released is shown below.
For the reset timing by the clock monitor operation, refer to Figure 25-5.
Table 25-4. Hardware Status During Reset Operation by Clock Monitor
Item During Reset After Reset
Main clock oscillator (fX) Oscillation stops Oscillation startsNote
Subclock oscillator (fXT) Oscillation continues
Internal oscillator Oscillation stops Oscillation starts
Peripheral clock (fXX to fXX/1,024) Operation stops Operation starts after securing oscillation
stabilization timeNote.
Internal system clock (fCLK),
CPU clock (fCPU)
Operation stops Operation starts after securing oscillation
stabilization time (initialized to fXX/8).
However, if watchdog timer 2 overflows before
the CPU execution, operation starts with the
internal oscillation clock (fR).
CPU Initialized Program execution starts after securing
oscillation stabilization time. However, if
watchdog timer 2 overflows before the CPU
execution, operation starts with the internal
oscillation clock (fR).
WDT2 Operation stops (initialized to 0) Operation starts. WDT2RES is not
generated, however, if only watchdog timer 2
overflows before CPU execution.
Internal RAM Undefined
I/O lines (ports/alternate-function pins) High impedance
On-chip peripheral I/O register Initialized to specified status, OCDM register retains its value.
On-chip peripheral functions other than
above
Operation stops Operation can be started after securing
oscillation stabilization timeNote.
Note When the main clock starts oscillation after the reset operation by the clock monitor.
Remark For details of the clock monitor, refer to CHAPTER 26 CLOCK MONITOR.
<R>
CHAPTER 25 RESET FUNCTIONS
User’s Manual U16541EJ5V1UD 989
Figure 25-5. Reset Timing by Clock Monitor
Count operation or count stop
f
X
f
CLK
f
R
CLMRES
WDT2 count
CLM.CLME bit
RESF.CLMRF bit
Count operation continue
Stop Count operation
f
R
operation
Keep oscillation stabilization time
(count operation stop)
Main clock operation stop
Watchdog timer 2 overflow
(WDT2RES not occur)
Watchdog timer 2 count operation start
Main clock
stop detection
Program fetch start
Remark The mode cannot be restored by software to the normal operation mode from the internally
oscillated clock operation mode. The normal operation mode can be restored only when the main
clock oscillation (fX) operates normally after reset (generation of RESET, WDT2RES, or LVIRES
(V850ES/SG2 only) signals).
CHAPTER 25 RESET FUNCTIONS
User’s Manual U16541EJ5V1UD
990
25.3.5 Operation after reset release
After the reset is released, the main clock starts oscillation and oscillation stabilization time (OSTS register initial
value: 216/fX) is secured, and the CPU starts program execution.
WDT2 immediately begins to operate after a reset has been released using the internal oscillation clock as a
source clock.
Figure 25-6. Operation After Reset Release
Main clock
Reset Counting of oscillation stabilization time Normal operation (f
CPU
= Main clock)
Operation
stops Operation in progress
Operation stops Operation in progress
Clock monitor
Internal oscillation
clock
V850ES/SG2,
V850ES/SG2-H
WDT2
(1) Emergent operation mode
If an anomaly occurs in the main clock before oscillation stabilization time is secured, the WDT2 overflows
before executing the CPU program. At this time, the CPU starts program execution by using the internal
oscillation clock as the source clock.
Figure 25-7. Operation After Reset Release
Main clock
Reset Counting of oscillation stabilization time
WDT overflows
Emergency mode
(f
CPU
= internal oscillation clock)
Operation
stops Operation in progress Operation in progress (re-count)
Operation stops
Clock monitor
Internal oscillation
clock
V850ES/SG2,
V850ES/SG2-H
WDT2
The CPU operation clock states can be checked with the CPU operation clock status register (CCLS).
<R>
<R>
CHAPTER 25 RESET FUNCTIONS
User’s Manual U16541EJ5V1UD 991
(2) Firmware operation (flash memory version only)
In the flash memory version, after a reset is released, the on-chip firmware operates before starting the user
program to support the boot switch function.
Reset
Oscillation
stabilization time
User program operation start
Firmware
operation
V850ES/SG2: Firmware operation time: 14,974 × (1/fX) (sec.)
V850ES/SG2-H: Firmware operation time: 11,994 × (1/fX) (sec.)
Caution To accurately start the user program operation, fix the FLMD0 pin to the low level, since
the reset status has been released until the stabilization oscillation time elapses and the
firmware operation has been completed.
Remark fX: Main clock oscillation frequency (MHz)
Since the firmware uses a portion of the internal RAM, the contents of the following RAM areas are not
retained through a reset even in power on status.
• Version with 32 KB RAM: 03FF7000H to 03FF7095H, 03FFEFBAH to 03FFEFFFH
• Version with 48 KB RAM: 03FF3000H to 03FF3095H, 03FFEFBAH to 03FFEFFFH
(a) Version with 32 KB RAM
(b) Version with 48 KB RAM
RAM retention
disabled area
(150 bytes)
RAM retention disabled area
(70 bytes)
RAM retention
enabled area 32 KB
RAM retention
disabled area
(150 bytes)
RAM retention disabled area
(70 bytes)
RAM retention
enabled area 48 KB
03FFEFFFH
03FFEFBAH
03FFEFB9H
03FF7096H
03FF7095H
03FF7000H
03FFEFFFH
03FFEFBAH
03FFEFB9H
03FF3096H
03FF3095H
03FF3000H
<R>
<R>
CHAPTER 25 RESET FUNCTIONS
User’s Manual U16541EJ5V1UD
992
25.3.6 Reset function operation flow
(1/2)
Start (reset source generated)
Main clock
oscillation stabilization
time secured?
No
CCLS.CCLSF bit = 1?
Yes
No
(in normal operation mode)
No
(in emergent operation mode)
Reset source generated?
Yes
No
Yes (in normal
operation mode) WDT2 overflow?
No
Yes (in emergent operation mode)
Set RESF register
Note 1
Reset occurs →
reset release
Firmware operation
Note 3
Emergent operation
Software processing
Normal operation
CPU operation starts from reset address
(f
CPU
= f
X
/8, f
R
)
f
CPU
= f
X
f
CPU
= f
RNote 2
CCLS.CCLSF bit ← 1
WDT2 restart
Internal oscillation and main clock
oscillation start,
WDT2 count up starts
(reset mode)
CHAPTER 25 RESET FUNCTIONS
User’s Manual U16541EJ5V1UD 993
(2/2)
Notes 1. Bit to be set differs depending on the reset source.
Reset Source WDT2RF Bit CLMRF Bit LVIRF Bit
(V850ES/SG2 Only)
RESET pin 0 0 0
WDT2 1 Value before reset is
retained.
Value before reset is
retained.
CLM Value before reset is
retained.
1 Value before reset is
retained.
LVI
(V850ES/SG2 only)
Value before reset is
retained.
Value before reset is
retained.
1
2. The internal oscillator cannot be stopped.
3. Flash memory version only.
25.4 Valid/Invalid of Internal RAM Data
(1) Internal RAM data status register (RAMS)
The RAMS register is a special register. This can be written only in a special combination of sequences (see
3.4.8 Special registers).
This register is a flag register that indicates whether the internal RAM is valid or not.
This register can be read or written in 8-bit or 1-bit units.
The set/clear conditions for the RAMF bit are shown below.
• Setting conditions: Detection of voltage lower than specified level
Set by instruction
Generation of reset signal by WDT2 and CLM
Generation of reset signal while RAM is being accessed
Generation of reset signal via the RESET pin while internal RAM is being accessed.
• Clearing condition: Writing of 0 in specific sequence
After reset: 01HNote R/W Address: FFFFF892H
7 6 5 4 3 2 1 <0>
RAMS 0 0 0 0 0 0 0 RAMF
RAMF Internal RAM data valid/invalid
0 Valid
1 Invalid
Note This register is set to 01H after reset by the RESET pin input (only for RAM access), watchdog timer
2 overflow, or clock monitor. After reset by other sources, the register value at that time will be
retained.
User’s Manual U16541EJ5V1UD
994
CHAPTER 26 CLOCK MONITOR
26.1 Functions
The clock monitor samples the main clock by using the internal oscillation clock and generates a reset request
signal (CLMRES) when oscillation of the main clock is stopped.
Once the operation of the clock monitor has been enabled by an operation enable flag, it cannot be cleared to 0 by
any means other than reset.
When a reset (CLMRES) by the clock monitor occurs, the RESF.CLMRF bit is set. For details on the RESF register,
see 25.2 Registers to Check Reset Source.
The clock monitor automatically stops under the following conditions.
• During oscillation stabilization time after STOP mode is released
• When the main clock is stopped (from when the PCC.MCK bit = 1 during subclock operation, until the PCC.CLS
bit = 0 during main clock operation)
• When the sampling clock (internal oscillation clock) is stopped
• When the CPU operates with the internal oscillation clock
26.2 Configuration
The clock monitor consists of the following hardware.
Table 26-1. Configuration of Clock Monitor
Item Configuration
Control register Clock monitor mode register (CLM)
Figure 26-1. Timing of Reset via Clock Monitor
Main clock
Internal oscillation clock
Internal reset signal
(CLMRES)
Enable/disable
CLME
Clock monitor mode register (CLM)
CHAPTER 26 CLOCK MONITOR
User’s Manual U16541EJ5V1UD 995
26.3 Register
The clock monitor is controlled by the clock monitor mode register (CLM).
(1) Clock monitor mode register (CLM)
The CLM register is a special register. This can be written only in a special combination of sequences (see
3.4.8 Special registers).
This register is used to set the operation mode of the clock monitor.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
After reset: 00H R/W Address: FFFFF870H
7 6 5 4 3 2 1 <0>
CLM 0 0 0 0 0 0 0 CLME
CLME Clock monitor operation enable or disable
0 Disable clock monitor operation.
1 Enable clock monitor operation.
Cautions 1. Once the CLME bit has been set to 1, it cannot be cleared to 0 by any means other than
reset.
2. When a reset by the clock monitor occurs, the CLME bit is cleared to 0 and the
RESF.CLMRF bit is set to 1.
CHAPTER 26 CLOCK MONITOR
User’s Manual U16541EJ5V1UD
996
26.4 Operation
This section explains the functions of the clock monitor. The start and stop conditions are as follows.
<Start condition>
Enabling operation by setting the CLM.CLME bit to 1
<Stop conditions>
• While oscillation stabilization time is being counted after STOP mode is released
• When the main clock is stopped (from when PCC.MCK bit = 1 during subclock operation to when PCC.CLS
bit = 0 during main clock operation)
• When the sampling clock (internal oscillation clock) is stopped
• When the CPU operates with the internal oscillation clock
Table 26-2. Operation Status of Clock Monitor
(When CLM.CLME Bit = 1, During Internal Oscillation Clock Operation)
CPU Operating Clock Operation Mode Status of Main Clock Status of Internal
Oscillation Clock
Status of Clock Monitor
HALT mode Oscillates OscillatesNote 1 OperatesNote 2
IDLE1, IDLE2 modes Oscillates OscillatesNote 1 OperatesNote 2
Main clock
STOP mode Stops OscillatesNote 1 Stops
Subclock (MCK bit of
PCC register = 0)
Sub-IDLE mode Oscillates OscillatesNote 1 OperatesNote 2
Subclock (MCK bit of
PCC register = 1)
Sub-IDLE mode Stops OscillatesNote 1 Stops
Internal oscillation clock − Stops OscillatesNote 3 Stops
During reset − Stops Stops Stops
Notes 1. Internal oscillator can be stopped by setting the RCM.RSTOP bit to 1.
2. The clock monitor is stopped while internal oscillator is stopped.
3. Internal oscillator cannot be stopped by software.
CHAPTER 26 CLOCK MONITOR
User’s Manual U16541EJ5V1UD 997
(1) Operation when main clock oscillation is stopped (CLME bit = 1)
If oscillation of the main clock is stopped when the CLME bit = 1, an internal reset signal (CLMRES) is
generated as shown in Figure 26-2.
Figure 26-2. Reset Period Due to That Oscillation of Main Clock Is Stopped
Four internal oscillation clocks
Main clock
Internal oscillation
clock
CLMRES
CLM.CLME bit
RESF.CLMRF bit
(2) Clock monitor status after RESET input
RESET input clears the CLM.CLME bit to 0 and stops the clock monitor operation. When CLME bit is set to 1
by software at the end of the oscillation stabilization time of the main clock, monitoring is started.
Figure 26-3. Clock Monitor Status After RESET Input
(CLM.CLME bit = 1 is set after RESET input and at the end of main clock oscillation stabilization time)
CPU operation
Clock monitor status
CLME bit
RESET
Internal oscillation
clock
Main clock
Reset
Oscillation
stabilization time
Normal
operation Clock supply
stopped Normal operation
Monitoring Monitoring stopped Monitoring
Set to 1 by software
CHAPTER 26 CLOCK MONITOR
User’s Manual U16541EJ5V1UD
998
(3) Operation in STOP mode or after STOP mode is released
If the STOP mode is set with the CLM.CLME bit = 1, the monitor operation is stopped in the STOP mode and
while the oscillation stabilization time is being counted. After the oscillation stabilization time, the monitor
operation is automatically started.
Figure 26-4. Operation in STOP Mode or After STOP Mode Is Released
Clock monitor
status During
monitor
Monitor stops During monitor
CLME bit
Internal oscillation
clock
Main clock
CPU
operation
Normal
operation STOP Oscillation stabilization time Normal operation
Oscillation stops Oscillation stabilization time
(set by OSTS register)
(4) Operation when main clock is stopped (arbitrary)
During subclock operation (PCC.CLS bit = 1) or when the main clock is stopped by setting the PCC.MCK bit to
1, the monitor operation is stopped until the main clock operation is started (PCC.CLS bit = 0). The monitor
operation is automatically started when the main clock operation is started.
Figure 26-5. Operation When Main Clock Is Stopped (Arbitrary)
Clock monitor
status During
monitor
Monitor stops Monitor stops During monitor
CLME bit
Internal oscillation
clock
Main clock
CPU
operation
Oscillation stops
Subclock operation Main clock operation
Oscillation stabilization time
(set by OSTS register)
Oscillation stabilization
time count by software
PCC.MCK bit = 1
(5) Operation while CPU is operating on internal oscillation clock (CCLS.CCLSF bit = 1)
The monitor operation is not stopped when the CCLSF bit is 1, even if the CLME bit is set to 1.
User’s Manual U16541EJ5V1UD 999
CHAPTER 27 LOW-VOLTAGE DETECTOR
Low-voltage detector (LVI) is provided only to the V850ES/SG2.
RAM retention voltage detection operation and emulation function are provided to both the V850ES/SG2 and
V850ES/SG2-H.
27.1 Functions
The low-voltage detector (LVI) has the following functions.
• Compares the supply voltage (VDD) and detected voltage (VLVI) and generates an internal interrupt signal or
internal reset signal (LVIRES) when VDD < VLV I .
• The level of the supply voltage to be detected can be changed by software (in two steps).
• Interrupt or reset signal can be selected by software.
If the low-voltage detector is used to generate a reset signal, the RESF.LVIRF bit is set to 1 when the LVIRES
signal is generated. For details of the RESF register, refer to CHAPTER 25 RESET FUNCTION.
27.2 Configuration
Figure 27-1 shows the block diagram of the low-voltage detector.
Figure 27-1. Block Diagram of Low-Voltage Detector
LVIS0 LVION
Detected voltage
source (V
LVI
)
V
DD
V
DD
INTLVI
Internal bus
N-ch
Low voltage detection level
selection register (LVIS)
Low voltage detection
register (LVIM)
LVIMD LVIF
Internal reset signal
(LVIRES)
Selector
Low
voltage
detection
level
selector
−
+
<R>
<R>
CHAPTER 27 LOW-VOLTAGE DETECTOR
User’s Manual U16541EJ5V1UD
1000
27.3 Registers
The low-voltage detector is controlled by the following registers.
• Low voltage detection register (LVIM)
• Low voltage detection level selection register (LVIS)
(1) Low voltage detection register (LVIM)
The LVIM register is a special register. This can be written only in the special combination of the sequences
(refer to 3.4.8 Special register).
The LVIM register is used to enable or disable low voltage detection, and to set the operation mode of the low-
voltage detector.
This register can be read or written in 8-bit or 1-bit units. However, the LVIF bit is read-only.
After reset: Note 1 R/W Address: FFFFF890H
<7> 6 5 4 3 2 <1> <0>
LVIM LVION 0 0 0 0 0 LVIMD LVIF
LVION Low voltage detection operation enable or disable
0 Disable operation.
1 Enable operation.
LVIMD Selection of operation mode of low voltage detection
0 Generate interrupt request signal (INTLVI) when supply voltage < detected voltage.
1 Generate internal reset signal (LVIRES) when supply voltage < detected voltage.
LV I F Note 2 Low voltage detection flag
0 When supply voltage > detected voltage, or when operation is disabled
1 Supply voltage of connected power supply < detected voltage
Notes 1. Reset by low-voltage detection: 82H
Reset due to other source: 00H
2. The value of the LVIF flag is output as the interrupt request signal (INTLVI) when the
LVION bit = 1 and LVIMD bit = 0.
Cautions 1. When the LVION and LVIMD bits to 1, the low-voltage detector cannot be stopped
until the reset request due to other than the low-voltage detection is generated.
2. When the LVION bit is set to 1, the comparator in the LVI circuit starts operating.
Wait 0.2 ms or longer by software before checking the voltage at the LVIF bit after
the LVION bit is set.
3. In the V850ES/SG2-H, writing to the address (FFFFF890H) of the LVIM register is
prohibited.
4. Be sure to clear bits 6 to 2 to “0”.
<R>
CHAPTER 27 LOW-VOLTAGE DETECTOR
User’s Manual U16541EJ5V1UD 1001
(2) Low voltage detection level selection register (LVIS)
The LVIS register is used to select the level of low voltage to be detected.
This register can be read or written in 8-bit or 1-bit units.
After reset: Note R/W Address: FFFFF891H
7 6 5 4 3 2 1 0
LVIS 0 0 0 0 0 0 0 LVIS0
LVIS0 Detection level
0 3.0 V ±0.15 V
1 2.85 V ±0.15 V (setting prohibited)
Note Reset by low-voltage detection: Retained
Reset due to other source: 00H
Cautions 1. This register cannot be written until a reset request due to something other than
low-voltage detection is generated after the LVIM.LVION and LVIM.LVIMD bits are
set to 1.
2. In the V850ES/SG2-H, writing to the address (FFFFF891H) of the LVIS register is
disabled.
3. Be sure to clear bits 7 to 1 to “0”.
<R>
CHAPTER 27 LOW-VOLTAGE DETECTOR
User’s Manual U16541EJ5V1UD
1002
27.4 Operation
Depending on the setting of the LVIM.VIMD bit, an interrupt signal (INTLVI) or an internal reset signal (LVIRES) is
generated.
How to specify each operation is described below, together with timing charts.
27.4.1 To use for internal reset signal (LVIRES)
<To start operation>
<1> Mask the interrupt of LVI.
<2> Select the voltage to be detected by using the LVIS.LVIS0 bit.
<3> Set the LVIM.LVION bit to 1 (to enable operation).
<4> Insert a wait cycle of 0.2 ms (max.) or more by software.
<5> By using the LVIM.LVIF bit, check if the supply voltage > detected voltage.
<6> Set the LVIMD bit to 1 (to generate an internal reset signal (LVIRES)).
Caution If LVIMD bit is set to 1, the contents of the LVIM and LVIS registers cannot be changed until a
reset request other than LVI is generated.
Figure 27-2. Operation Timing of Low-Voltage Detector (LVIMD Bit = 1)
Supply voltage (V
DD
)
LVI detected voltage
(3.0 ±0.15 V)
LVION bit
LVI detected signal
LVIRES
(active low)
LVI reset request signal
Delay
Clear
Delay
Time
CHAPTER 27 LOW-VOLTAGE DETECTOR
User’s Manual U16541EJ5V1UD 1003
27.4.2 To use for interrupt (INTLVI)
<To start operation>
<1> Mask the interrupt of LVI.
<2> Select the voltage to be detected by using the LVIS.LVIS0 bit.
<3> Set the LVIM.LVION bit to 1 (to enable operation).
<4> Insert a wait cycle of 0.2 ms (max.) or more by software.
<5> By using the LVIM.LVIF bit, check if the supply voltage > detected voltage.
<6> Clear the interrupt request flag of LVI.
<7> Unmask the interrupt of LVI.
<To stop operation>
Clear the LVION bit to 0.
Figure 27-3. Operation Timing of Low-Voltage Detector (LVIMD Bit = 0)
External RESET IC
detected voltage
RESET pin
INTLVI signal
Supply voltage (V
DD
)
LVI detected voltage
(3.0 ±0.15 V)
LVION bit
LVI detected signal
Internal reset signal
(active low)
Delay Clear
Delay
Time
Delay
CHAPTER 27 LOW-VOLTAGE DETECTOR
User’s Manual U16541EJ5V1UD
1004
27.5 RAM Retention Voltage Detection Operation (Provided to Both V850ES/SG2 and V850ES/SG2-H)
The supply voltage and detected voltage are compared. When the supply voltage drops below the detected voltage
(including on power application), the RAMS.RAMF bit is set to 1.
Figure 27-4. Operation Timing of RAM Retention Voltage Detection Function
Supply voltage (V
DD
)
2.0 V
(minimum RAM
retention voltage)
RESET pin
RAMS.RAMF bit
Initialize RAM
(RAMF bit is also cleared)
When power application,
RAMF bit is set
RAM data
is retained
RAMF bit = 0 is retained regardless
of RESET pin if V
DD
> 2.0 V
Initialize RAM
(RAMF bit is also cleared)
V
DD
< 2.0 V detected
Set RAMF bit
RAM data is
not retained
Remarks 1. The RAMF bit is set to 1 if the supply voltage drops under the minimum RAM retention voltage
(2.0 V (TYP.)).
2. The RAMF bit operates regardless of the RESET pin status.
CHAPTER 27 LOW-VOLTAGE DETECTOR
User’s Manual U16541EJ5V1UD 1005
27.6 Emulation Function (Provided to Both V850ES/SG2 and V850ES/SG2-H)
When an in-circuit emulator is used, the operation of the RAM retention flag (RAMS.RAMF bit) can be pseudo-
controlled and emulated by manipulating the PEMU1 register on the debugger.
This register is valid only in the emulation mode. It is invalid in the normal mode.
(1) Peripheral emulation register 1 (PEMU1)
After reset: 00H R/W Address: FFFFF9FEH
7 6 5 4 3 2 1 0
PEMU1 0 0 0 0 0
EVARAMIN 0 0
EVARAMIN Pseudo specification of RAM retention voltage detection signal
0 Do not detect voltage lower than RAM retention voltage.
1 Detect voltage lower than RAM retention voltage (set RAMF flag).
Caution This bit is not automatically cleared.
[Usage]
When an in-circuit emulator is used, pseudo emulation of RAMF is realized by rewriting this register on the
debugger.
<1> CPU break (CPU operation stops.)
<2> Set the EVARAMIN bit to 1 by using a register write command.
By setting the EVARAMIN bit to 1, the RAMF bit is set to 1 on hardware (the internal RAM data is
invalid).
<3> Clear the EVARAMIN bit to 0 by using a register write command again.
Unless this operation is performed (clearing the EVARAMIN bit to 0), the RAMF bit cannot be cleared to
0 by a CPU operation instruction.
<4> Run the CPU and resume emulation.
User’s Manual U16541EJ5V1UD
1006
CHAPTER 28 REGULATOR
28.1 Outline
The V850ES/SG2 and V850ES/SG2-H include a regulator to reduce power consumption and noise.
This regulator supplies a stepped-down VDD power supply voltage to the oscillator block and internal logic circuits
(except the A/D converter, D/A converter, and output buffers). The regulator output voltage is set to 2.5 V (TYP.).
Figure 28-1. Regulator
EV
DD
I/O buffer
Bidirectional level shifter
BV
DD
I/O buffer
Regulator
A/D converter
D/A converter BV
DD
AV
REF0
AV
REF1
FLMD0
V
DD
EV
DD
REGC
Flash
memory
Main/sub
oscillator
Internal digital circuits
2.5 V (TYP.)
Caution Use the regulator with a setting of VDD = EVDD = AVREF0 = AVREF1 ≥ BVDD.
<R>
<R>
CHAPTER 28 REGULATOR
User’s Manual U16541EJ5V1UD 1007
28.2 Operation
The regulator of this product always operates in any mode (normal operation mode, HALT mode, IDLE1 mode,
IDLE2 mode, STOP mode, or during reset).
Be sure to connect a capacitor (4.7
μ
F (recommended value)) to the REGC pin to stabilize the regulator output.
A diagram of the regulator pin connection method is shown below.
Figure 28-2. REGC Pin Connection
REG
Input voltage
Voltage supply to oscillator/internal logic = 2.5 V (TYP.)
V
DD
REGC
4.7 F
(recommended)
μ
V
SS
User’s Manual U16541EJ5V1UD
1008
CHAPTER 29 ROM CORRECTION FUNCTION
29.1 Overview
The ROM correction function is used to replace part of the program in the internal ROM with the program of an
external memory or the internal RAM.
By using this function, program bugs found in the internal ROM can be corrected.
Up to four addresses can be specified for correction.
Figure 29-1. Block Diagram of ROM Correction
Instruction address bus
Block replaced
by DBTRAP
instruction
Instruction data bus
ROM
DBTRAP instruction
generation block
Correction
address register n
(CORADn)
Correction control
register (CORENn bit)
Comparator
Remark n = 0 to 3
CHAPTER 29 ROM CORRECTION FUNCTION
User’s Manual U16541EJ5V1UD 1009
29.2 Registers
(1) Correction address registers 0 to 3 (CORAD0 to CORAD3)
The CORAD0 to CORAD3 registers set the first address of the program to be corrected in the ROM.
The program can be corrected at up to four places because four CORADn registers are provided (n = 0 to 3).
The CORADn register can be read or written in 32-bit units.
If the higher 16 bits of the CORADn register are used as the CORADnH register, and the lower 16 bits as the
CORADnL register, these registers can be read or written in 16-bit units.
Reset input clears these registers to 00000000H.
Because the ROM capacity differs from one product to another, set the correction addresses in the following
ranges.
•
μ
PD703260, 703260Y, 703270, 703270Y, 703280, 703280Y (256 KB): 0000000H to 003FFFFH
•
μ
PD703261, 703261Y, 703271, 703271Y, 703281, 703281Y, 70F3261, 70F3261Y, 70F3271,
70F3271Y, 70F3281, 70F3281Y (384 KB): 0000000H to 005FFFFH
•
μ
D703262, 703262Y, 703272, 703272Y, 703282, 703282Y, 703262HY, 703272HY, 703282HY (512 KB):
0000000H to 007FFFFH
•
μ
PD703263, 703263Y, 703273, 703273Y, 703283, 703283Y, 70F3263, 70F3263Y,
70F3273, 70F3273Y, 70F3283, 70F3283Y, 703263HY, 703273HY, 703283HY, 70F3263HY,
70F3273HY, 70F3283HY (640 KB): 0000000H to 009FFFFH
<R>
<R>
CHAPTER 29 ROM CORRECTION FUNCTION
User’s Manual U16541EJ5V1UD
1010
After reset: 00000000H R/W Address:
Correction addressFixed to 0 0
CORADn
(n = 0 to 3)
31 1819 1 0
Correction addressFixed to 0 0
CORADn
(n = 0 to 3)
31 1920 1 0
(b) 384 KB, 512 KB
Correction addressFixed to 0 Note 0
CORADn
(n = 0 to 3)
31 18 17 1 0
(a) 256 KB
(c) 640 KB
Note
CORAD0 FFFFF840H,
CORAD0L FFFFF840H, CORAD0H FFFFF842H,
CORAD1 FFFFF844H,
CORAD1L FFFFF844H, CORAD1H FFFFF846H,
CORAD2 FFFFF848H,
CORAD2L FFFFF848H, CORAD2H FFFFF84AH,
CORAD3 FFFFF84CH,
CORAD3L FFFFF84CH, CORAD3H FFFFF84EH
Note Cleared to 0.
CHAPTER 29 ROM CORRECTION FUNCTION
User’s Manual U16541EJ5V1UD 1011
(2) Correction control register (CORCN)
The CORCN register disables or enables the correction operation at the addresses set in the CORADn register
(n = 0 to 3).
Each channel can be enabled or disabled by this register.
This register can be read or written in 8-bit or 1-bit units.
Reset sets this register to 00H.
0
Disabled
Enabled
CORENn
0
1
Enables/disables correction operation
CORCN 0 0 0 COREN3 COREN2 COREN1 COREN0
After reset: 00H R/W Address: FFFFF880H
01234567
Remark n = 0 to 3
Table 29-1. Correspondence Between CORCN Register Bits and CORADn Registers
CORCN Register Bit Corresponding CORADn Register
COREN3 CORAD3
COREN2 CORAD2
COREN1 CORAD1
COREN0 CORAD0
29.3 ROM Correction Operation and Program Flow
<1> If the address to be corrected and the fetch address of the internal ROM match, the fetch code is replaced by
the DBTRAP instruction.
<2> When the DBTRAP instruction is executed, execution branches to address 00000060H.
<3> Software processing after branching causes the result of ROM correction to be judged (the fetch address and
ROM correction operation are confirmed) and execution to branch to the correction software.
<4> After the correction software has been executed, the return address is set, and return processing is started
by the DBRET instruction.
Caution The software that performs <3> and <4> must be executed in the internal ROM/RAM.
CHAPTER 29 ROM CORRECTION FUNCTION
User’s Manual U16541EJ5V1UD
1012
Figure 29-2. ROM Correction Operation and Program Flow
Reset & start
Fetch address
= CORADn?
CORADn = DBPC-2?
CORENn bit = 1?
Perform initial settings of
microcontroller
Set CORADn register
Change fetch code to
DBTRAP instruction
Branch to ROM correction
judgment address
Branch to correction code address
of corresponding channel n
Execute fetch code
Read data for setting ROM
correction from external memory
Execute DBTRAP instruction
Jump to address 00000060H
Execute correction code
Execute DBRET instruction
Write return address to
DBPC.
Write value of PSW to
DBPSW as necessary.
Set CORCN register
Yes
Yes
Yes
No
No
Remarks 1. : Processing by user program (software)
2. n = 0 to 3
: Processing by ROM correction (hardware)
Load program for judgment
of ROM correction and
correction codes
Execute fetch code
ILGOP processing
No
CHAPTER 29 ROM CORRECTION FUNCTION
User’s Manual U16541EJ5V1UD 1013
29.4 Cautions
(1) When setting an address to be corrected in the CORADn register, clear the higher bits to 0 in accordance with
the capacity of the internal ROM.
(2) The ROM correction function cannot be used to correct data in the internal ROM. It can only be used to
correct instruction codes. If ROM correction is used to correct data, that data is replaced with a DBTRAP
instruction code.
(3) ROM correction is not performed in regards to the ROM code before writing in the CORCNn register ends.
(4) After executing a DBTRAP instruction, the PSW.NP, EP, and DI bits are set to 111, and interrupt/exception
cannot be acknowledged. After executing a DBTRAP instruction, change the PSW register value as required.
(5) The DBPC and DBPSW registers can be accessed while DBTRAP instructions are being executed.
(6) If the addresses of the instructions executed immediately after the CORCNn register setting (enabled) are set
as the correction addresses, normal operation may not be obtained (DBTRAP is not generated).
User’s Manual U16541EJ5V1UD
1014
CHAPTER 30 FLASH MEMORY
The following products are the flash memory versions of the V850ES/SG2 and V850ES/SG2-H.
Caution There are differences in the amount of noise tolerance and noise radiation between flash
memory versions and mask ROM versions. When considering changing from a flash memory
version to a mask ROM version during the process from experimental manufacturing to mass
production, make sure to sufficiently evaluate commercial samples (CS) (not engineering
samples (ES)) of the mask ROM versions.
For the electrical specifications related to the flash memory rewriting, see CHAPTER 32
ELECTRICAL SPECIFICATIONS.
•
μ
PD70F3261, 70F3261Y, 70F3271, 70F3271Y, 70F3281, 70F3281Y:
384 KB on-chip flash memory
•
μ
PD70F3263, 70F3263Y, 70F3273, 70F3273Y, 70F3283, 70F3283Y, 70F3263HY, 70F3273HY,
70F3283HY: 640 KB on-chip flash memory
Flash memory versions are commonly used in the following development environments and mass production
applications.
{ For altering software after the V850ES/SG2 or V850ES/SG2-H is soldered onto the target system.
{ For data adjustment when starting mass production.
{ For differentiating software according to the specification in small scale production of various models.
{ For facilitating inventory management.
{ For updating software after shipment.
30.1 Features
{ 4-byte/1-clock access (when instruction is fetched)
{ Capacity: 640 KB/384 KB
{ Write voltage: Erase/write with a single power supply
{ Rewriting method
• Rewriting by communication with dedicated flash memory programmer via serial interface (on-board/off-board
programming)
• Rewriting flash memory by user program (self programming)
{ Flash memory write prohibit function supported (security function)
{ Safe rewriting of entire flash memory area by self programming using boot swap function
{ Interrupts can be acknowledged during self programming.
<R>
<R>
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD 1015
30.2 Memory Configuration
The internal flash memory area of the V850ES/SG2 and V850ES/SG2-H is divided into block, as follows.
• V850ES/SG2
640 KB: 16 blocks
384 KB: 12 blocks
• V850ES/SG2-H
640 KB: 8 blocks
Can be programmed/erased in block units. All the blocks can also be erased at once.
When the boot swap function is used, the physical memory located at the addresses of blocks 0 and 1 is replaced
by the physical memory located at the addresses of blocks 2 and 3. For details of the boot swap function, see 30.5
Rewriting by Self Programming.
<R>
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD
1016
Figure 30-1. Flash Memory Mapping (1/2)
(a) V850ES/SG2 (640 KB/384 KB)
384 KB 640 KB
Note
00000000H
00020000H
0001FFFFH
0000E000H
0000DFFFH
0001E000H
0001DFFFH
00007000H
00006FFFH
000A0000H
0009FFFFH
00080000H
0007FFFFH
00060000H
0005FFFFH
00040000H
0003FFFFH
Block 0 (28 KB)
Block 2 (28 KB)
Block 1 (28 KB)
Block 3 (28 KB)
Block 4 (4 KB)
Block 8 (64 KB)
Internal flash memory area
(640/384 KB)
Use prohibited
Use prohibited
Use prohibited
External memory area
(15 MB)
Internal RAM area
(48/32 KB)
On-chip peripheral I/O area
(4 KB)
0000000H
0100000H
00FFFFFH
1000000H
0FFFFFFH
3FF0000H
3FEFFFFH
3FFF000H
3FFEFFFH
3FFFFFFH
00090000H
0008FFFFH
00050000H
0004FFFFH
00030000H
0002FFFFH
0001F000H
0001EFFFH
00070000H
0006FFFFH
0001D000H
0001CFFFH
0001C000H
0001BFFFH
00015000H
00014FFFH
Block 5 (4 KB)
Block 6 (4 KB)
Block 7 (4 KB)
Block 9 (64 KB)
Block 10 (64 KB)
Block 11 (64 KB)
Block 21 (64 KB)
Block 13 (64 KB)
Block 14 (64 KB)
Block 15 (64 KB)
Block 0 (28 KB)
Block 2 (28 KB)
Block 1 (28 KB)
Block 3 (28 KB)
Block 4 (4 KB)
Block 8 (64 KB)
Block 5 (4 KB)
Block 6 (4 KB)
Block 7 (4 KB)
Block 9 (64 KB)
Block 10 (64 KB)
Block 11 (64 KB)
Note Blocks 0 and 1: Boot area
Blocks 2 and 3: Area used to replace boot area via boot swap function
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD 1017
Figure 30-1. Flash Memory Mapping (2/2)
(b) V850ES/SG2-H (640 KB)
Note
00000000H
00020000H
0001FFFFH
00010000H
0000FFFFH
0001E000H
0001DFFFH
0000E000H
0000DFFFH
000A0000H
0009FFFFH
00A0000H
009FFFFH
00080000H
0007FFFFH
00060000H
0005FFFFH
00040000H
0003FFFFH
Block 0 (56 KB)
Block 2 (56 KB)
Block 1 (8 KB)
Block 3 (8 KB)
Block 4 (128 KB)
Block 5 (128 KB)
Block 6 (128 KB)
Block 7 (128 KB)
Internal flash memory area
(640 KB)
Use prohibited
Use prohibited
Use prohibited
External memory area
(15 MB)
Internal RAM area
(48 KB)
On-chip peripheral I/O area
(4 KB)
0000000H
0100000H
00FFFFFH
1000000H
0FFFFFFH
3FF0000H
3FEFFFFH
3FFF000H
3FFEFFFH
3FFFFFFH
Note Blocks 0 and 1: Boot area
Blocks 2 and 3: Area used to replace boot area via boot swap function
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD
1018
30.3 Functional Outline
The internal flash memory of the V850ES/SG2 and V850ES/SG2-H can be rewritten by using the rewrite function
of the dedicated flash memory programmer, regardless of whether the V850ES/SG2 or V850ES/SG2-H has already
been mounted on the target system or not (off-board/on-board programming).
In addition, a security function that prohibits rewriting the user program written to the internal flash memory is also
supported, so that the program cannot be changed by an unauthorized person.
The rewrite function using the user program (self programming) is ideal for an application where it is assumed that
the program is changed after production/shipment of the target system. A boot swap function that rewrites the entire
flash memory area safely is also supported. In addition, interrupt servicing is supported during self programming, so
that the flash memory can be rewritten under various conditions, such as while communicating with an external device.
Table 30-1. Rewrite Method
Rewrite Method Functional Outline Operation Mode
On-board programming Flash memory can be rewritten after the device is mounted on the
target system, by using a dedicated flash memory programmer.
Off-board programming Flash memory can be rewritten before the device is mounted on the
target system, by using a dedicated flash memory programmer and a
dedicated program adapter board (FA series).
Flash memory
programming mode
Self programming Flash memory can be rewritten by executing a user program that has
been written to the flash memory in advance by means of off-board/on-
board programming. (During self-programming, instructions cannot be
fetched from or data access cannot be made to the internal flash
memory area. Therefore, the rewrite program must be transferred to
the internal RAM or external memory in advance).
Normal operation mode
Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD 1019
Table 30-2. Basic Functions
Support (√: Supported, ×: Not supported) Function Functional Outline
On-Board/Off-Board
Programming
Self Programming
Block erasure The contents of specified memory
blocks are erased.
√ √
Chip erasure The contents of the entire memory
area are erased all at once.
√ ×
Write Writing to specified addresses, and
a verify check to see if write level is
secured are performed.
√ √
Verify/checksum Data read from the flash memory is
compared with data transferred
from the flash memory
programmer.
√ ×
(Can be read by user program)
Blank check The erasure status of the entire
memory is checked.
√ √
Security setting Use of the block erase command,
chip erase command, and program
command can be prohibited.
√ ×
(Supported only when setting is
changed from enable to prohibit)
The following table lists the security functions. The block erase command prohibit, chip erase command prohibit,
and program command prohibit functions are enabled by default after shipment, and security can be set by rewriting
via on-board/off-board programming. Each security function can be used in combination with the others at the same
time.
Table 30-3. Security Functions
Function Function Outline
Block erase command prohibit Execution of a block erase command on all blocks is prohibited. Setting of prohibition can be
initialized by execution of a chip erase command.
Chip erase command prohibit Execution of block erase and chip erase commands on all the blocks is prohibited. Once
prohibition is set, setting of prohibition cannot be initialized because the chip erase command
cannot be executed.
Program command prohibit Execution of program and block erase commands on all the blocks is prohibited. Setting of
prohibition can be initialized by execution of the chip erase command.
Read command prohibit Not supported (permanently prohibited).
Boot area rewrite prohibit Not supported.
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD
1020
Table 30-4. Security Setting
Erase, Write, Read Operations When Each Security Is Set
(√: Executable, ×: Not Executable, −: Not Supported)
Notes on Security Setting Function
On-Board/Off-Board
Programming
Self Programming On-Board/
Off-Board
Programming
Self
Programming
Block erase
command
prohibit
Block erase command: ×
Chip erase command: √
Program command: √
Read command: ×
Block erasure (FlashBlockErase): √
Chip erasure: −
Write (FlashWordWrite): √
Read (FlashWordRead): √
Setting of
prohibition
can be
initialized by
chip erase
command.
Chip erase
command
prohibit
Block erase command: ×
Chip erase command: ×
Program command: √Note
Read command: ×
Block erasure (FlashBlockErase): √
Chip erasure: −
Write (FlashWordWrite): √
Read (FlashWordRead): √
Setting of
prohibition
cannot be
initialized.
Program
command
prohibit
Block erase command: ×
Chip erase command: √
Program command: ×
Read command: ×
Block erasure (FlashBlockErase): √
Chip erasure: −
Write (FlashWordWrite): √
Read (FlashWordRead): √
Setting of
prohibition
can be
initialized by
chip erase
command.
Supported only
when setting is
changed from
enable to prohibit
Note In this case, since the erase command is invalid, data different from the data already written in the flash
memory cannot be written.
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD 1021
30.4 Rewriting by Dedicated Flash Memory Programmer
The flash memory can be rewritten by using a dedicated flash memory programmer after the V850ES/SG2 or
V850ES/SG2-H is mounted on the target system (on-board programming). The flash memory can also be rewritten
before the device is mounted on the target system (off-board programming) by using a dedicated program adapter
(FA series).
30.4.1 Programming environment
The following shows the environment required for writing programs to the flash memory of the V850ES/SG2 and
V850ES/SG2-H.
Figure 30-2. Environment Required for Writing Programs to Flash Memory
Host machine
RS-232C
Dedicated flash
memory programmer
V850ES/SG2,
V850ES/SG2-H
FLMD1Note
VDD
VSS
RESET
UARTA0/CSIB0/CSIB3
PG-FP4
(Flash Pro4)
Cxxxxxx
Bxxxxx
Axxxx
XXX YYY
XXXXX XXXXXX
XXXX
XXXX YYYY
STAT V E
FLMD0
USB
Note Connect the FLMD1 pin to the flash memory programmer or connect to GND via a pull-down resistor on the
board.
A host machine is required for controlling the dedicated flash memory programmer.
UARTA0, CSIB0, or CSIB3 is used for the interface between the dedicated flash memory programmer and the
V850ES/SG2 or V850ES/SG2-H to perform writing, erasing, etc. A dedicated program adapter (FA series) required
for off-board writing.
Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.
<R>
<R>
<R>
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD
1022
30.4.2 Communication mode
Communication between the dedicated flash memory programmer and the V850ES/SG2 or V850ES/SG2-H is
performed by serial communication using the UARTA0, CSIB0, or CSIB3 interfaces of the V850ES/SG2,
V850ES/SG2-H.
(1) UARTA0
Transfer rate: 9,600 to 153,600 bps
Figure 30-3. Communication with Dedicated Flash Memory Programmer (UARTA0)
Dedicated flash
memory programmer V850ES/SG2,
V850ES/SG2-H
VDD
VSS
RESET
TXDA0
RXDA0
FLMD1 FLMD1Note
VDD
GND
RESET
RxD
TxD
PG-FP4
(Flash Pro4)
Cxxxxxx
Bxxxxx
Axxxx
XXX YYY
XXXXX XXXXXX
XXXX
XXXX YYYY
STAT V E
FLMD0 FLMD0
Note Connect the FLMD1 pin to the flash memory programmer or connect to GND via a pull-down resistor on
the board.
(2) CSIB0, CSIB3
Serial clock: 2.4 kHz to 2.5 MHz (MSB first)
Figure 30-4. Communication with Dedicated Flash Memory Programmer (CSIB0, CSIB3)
Dedicated flash
memory programmer
V850ES/SG2,
V850ES/SG2-H
FLMD1
Note
V
DD
V
SS
RESET
SOB0, SOB3
SIB0, SIB3
SCKB0, SCKB3
FLMD1
V
DD
GND
RESET
SI
SO
SCK
PG-FP4
(Flash Pro4)
Cxxxxxx
Bxxxxx
Axxxx
XXX YYY
XXXXX XXXXXX
XXXX
XXXX YYYY
STATVE
FLMD0
FLMD0
Note Connect the FLMD1 pin to the flash memory programmer or connect to GND via a pull-down resistor on
the board.
<R>
<R>
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD 1023
(3) CSIB0 + HS, CSIB3 + HS
Serial clock: 2.4 kHz to 2.5 MHz (MSB first)
Figure 30-5. Communication with Dedicated Flash Memory Programmer (CSIB0 + HS, CSIB3 + HS)
Dedicated flash
memory programmer V850ES/SG2,
V850ES/SG2-H
V
DD
V
SS
RESET
SOB0, SOB3
SIB0, SIB3
SCKB0, SCKB3
PCM0
V
DD
FLMD1 FLMD1
GND
RESET
SI
SO
SCK
HS
PG-FP4
(Flash Pro4)
Cxxxxxx
Bxxxxx
Axxxx
XXX YYY
XXXXX XXXXXX
XXXX
XXXX YYYY
STATVE
FLMD0 FLMD0
Note Connect the FLMD1 pin to the flash memory programmer or connect to GND via a pull-down resistor on
the board.
The dedicated flash memory programmer outputs the transfer clock, and the V850ES/SG2 and V850ES/SG2-H
operate as a slave.
When the PG-FP4 or PG-FP5 is used as the dedicated flash memory programmer, it generates the following
signals to the V850ES/SG2 and V850ES/SG2-H. For details, refer to the PG-FP4 User’s Manual (U15260E) and the
PG-FP5 User’s Manual (U18865E).
<R>
<R>
<R>
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD
1024
Table 30-5. Signal Connections of Dedicated Flash Memory Programmer (PG-FP4, PG-FP5)
PG-FP4, PG-FP5 V850ES/SG2,
V850ES/SG2-H
Processing for Connection
Signal Name I/O Pin Function Pin Name UARTA0 CSIB0,
CSIB3
CSIB0 + HS,
CSIB3 + HS
FLMD0 Output Write enable/disable FLMD0
FLMD1 Output Write enable/disable FLMD1 Note 1 Note 1 Note 1
VDD − VDD voltage generation/voltage monitor VDD
GND − Ground VSS
CLK Output
Clock output to V850ES/SG2,
V850ES/SG2-H
X1, X2 ×Note 2 ×Note 2 ×Note 2
RESET Output Reset signal RESET
SI/RxD Input Receive signal SOB0, SOB3/
TXDA0
SO/TxD Output Transmit signal SIB0, SIB3/
RXDA0
SCK Output Transfer clock SCKB0, SCKB3
×
HS Input
Handshake signal for CSIB0 + HS, CSIB3
+ HS communication
PCM0 × ×
Notes 1. Wire these pins as shown in Figures 30-6 and 30-7, or connect them to GND via pull-down resistor on
board.
2. Clock cannot be supplied via the CLK pin of the flash memory programmer. Create an oscillator on
board and supply the clock.
Remark : Must be connected.
×: Does not have to be connected.
<R>
<R>
<R>
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD 1025
Table 30-6. Wiring of V850ES/SG2, V850ES/SG2-H Flash Writing Adapters
(FA-100GF-3BA-A, FA-100GC-8EU-A) (1/2)
Flash Memory Programmer
(PG-FP4, PG-FP5) Connection Pin
CSIB0 + HS Used CSIB0 Used UARTA0 Used
Pin No. Pin No. Pin No.
Signal
Name
I/O Pin Function
Name of FA
Board Pin
Pin Name
GF GC
Pin Name
GF GC
Pin Name
GF GC
SI/RxD Input Receive signal SI P41/SOB0/
SCL01
25 23
P41/SOB0/
SCL01
25 23
P30/TXDA0/
SOB4
27 25
SO/TxD Output
Transmit
signal
SO P40/SIB0/
SDA01
24 22
P40/SIB0/
SDA01
24 22
P31/RXDA0
/INTP7/SIB4
28 26
SCK Output Transfer clock SCK P42/SCKB0 26 24 P42/SCKB0 26 24 Not needed − −
X1 Not needed
− − Not needed − − Not needed − −
CLK Output
Clock to
V850ES/SG2,
V850ES/SG2-H X2 Not needed
− − Not needed − − Not needed − −
/RESET Output Reset signal /RESET RESET 16 14 RESET 16 14 RESET 16 14
FLMD0 Output Write voltage FLMD0 FLMD0 10 8 FLMD0 10 8 FLMD0 10 8
FLMD1 Output Write voltage FLMD1 PLD5/AD5/
FLMD1
78 76
PLD5/AD5/
FLMD1
78 76
PLD5/AD5/
FLMD1
78 76
HS Input
Handshake
signal for CSI0
+ HS
communication
RESERVE/
HS
PCM0/WAIT 63 61 Not needed − − Not needed − −
VDD 11 9 VDD 11 9 VDD 11 9
BVDD 72 70 BVDD 72 70 BVDD 72 70
EVDD 36 34 EVDD 36 34 EVDD 36 34
AVREF0 3 1 AVREF0 3 1 AVREF0 3 1
VDD − VDD voltage
generation/volt
age monitor
VDD
AVREF1 7 5 AVREF1 7 5 AVREF1 7 5
VSS 13 11 VSS 13 11 VSS 13 11
AVSS 4 2 AVSS 4 2 AVSS 4 2
BVSS 71 69 BVSS 71 69 BVSS 71 69
GND − Ground GND
EVSS 35 33 EVSS 35 33 EVSS 35 33
Cautions 1. Be sure to connect the REGC pin to GND via 4.7
μ
F capacitor.
2. Clock cannot be supplied from the CLK pin of the flash memory programmer.
Create an oscillator on the board and supply clock.
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
<R>
<R>
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD
1026
Table 30-6. Wiring of V850ES/SG2, V850ES/SG2-H Flash Writing Adapters
(FA-100GF-3BA-A, FA-100GC-8EU-A) (2/2)
Flash Memory Programmer
(PG-FP4, PG-FP5) Connection Pin
CSIB0 + HS Used CSIB3 Used
Pin No. Pin No.
Signal
Name
I/O Pin Function
Name of FA
Board Pin
Pin Name
GF GC
Pin Name
GF GC
SI/RxD Input Receive signal SI P911/A11/SOB3 56 54 P911/A11/SOB3 56 54
SO/TxD Output Transmit signal SO P910/A10/SIB3 55 53 P910/A10/SIB3 55 53
SCK Output Transfer clock SCK P912/A12/SCKB3 57 55 P912/A12/SCKB3 57 55
X1 Not needed
− − Not needed − −
CLK Output
Clock to
V850ES/SG2,
V850ES/SG2-H
X2 Not needed
− − Not needed − −
/RESET Output Reset signal /RESET RESET 16 14 RESET 16 14
FLMD0 Output Write voltage FLMD0 FLMD0 10 8 FLMD0 10 8
FLMD1 Output Write voltage FLMD1 PLD5/AD5/FLMD1 78 76 PLD5/AD5/FLMD1 78 76
HS Input
Handshake signal
for CSI0 + HS
communication
RESERVE/HS PCM0/WAIT 63 61 Not needed − −
VDD 11 9 VDD 11 9
BVDD 72 70 BVDD 72 70
EVDD 36 34 EVDD 36 34
AVREF0 3 1 AVREF0 3 1
VDD − VDD voltage
generation/voltage
monitor
VDD
AVREF1 7 5 AVREF1 7 5
VSS 13 11 VSS 13 11
AVSS 4 2 AVSS 4 2
BVSS 71 69 BVSS 71 69
GND − Ground GND
EVSS 35 33 EVSS 35 33
Cautions 1. Be sure to connect the REGC pin to GND via 4.7
μ
F capacitor.
2. Clock cannot be supplied from the CLK pin of the flash memory programmer.
Create an oscillator on the board and supply clock.
Remark GF: 100-pin plastic QFP (14 × 20)
GC: 100-pin plastic LQFP (fine pitch) (14 × 14)
<R>
<R>
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD 1027
Figure 30-6. Wiring Example of V850ES/SG2 Flash Writing Adapter (FA-100GF-3BA-A)
(In CSIB0 + HS Mode) (1/2)
V850ES/SG2
RFU-3 RFU-2 VDE FLMD1 FLMD0RFU-1
SI SO SCK /RESET V
PP
RESERVE/HS
X1 X2
VDD
GND
GND
VDD
GND
VDD
VDD
GND
1 5 10 15 20 25 30
80 75 70 65 60 55 51
31
35
40
45
50
100
95
90
85
81
Note 3 Note 4
Note 2
Note 1
Connect this pin to VDD.
Connect this pin to GND.
4.7 F
μ
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD
1028
Figure 30-6. Wiring Example of V850ES/SG2 Flash Writing Adapter (FA-100GF-3BA-A)
(In CSIB0 + HS Mode) (2/2)
Notes 1. Corresponding pins when CSIB3 is used.
2. Wire the FLMD1 pin as shown below, or connect it to GND on board via a pull-down resistor.
3. Create an oscillator on the flash writing adapter (shown in broken lines) and supply a clock.
Here is an example of the oscillator.
Example:
X1 X2
4. Corresponding pins when UARTA0 is used.
Caution Do not input a high level to the DRST pin.
Remarks 1. Process the pins not shown in accordance with the handling of unused pins (see 2.3 Pin I/O
Circuit Types, I/O Buffer Power Supplies, and Connection of Unused Pins).
2. This adapter is for the 100-pin plastic QFP package.
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD 1029
Figure 30-7. Wiring Example of V850ES/SG2, V850ES/SG2-H Flash Writing Adapter (FA-100GC-8EU-A)
(In CSIB0 + HS Mode) (1/2)
V850ES/SG2,
V850ES/SG2-H
RFU-3 RFU-2 VDE FLMD1 FLMD0RFU-1
SI SO SCK /RESET V
PP
RESERVE/HS
X1 X2
VDD
GND
GND
VDD
GND
VDD
VDD
GND
1 5 10 15 20 25
75 70 65 60 55 51
26
30
35
40
45
50
100
95
90
85
80
76
Note 3
Note 2
Note 1
Note 4
Connect this pin to VDD.
Connect this pin to GND.
4.7 F
μ
<R>
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD
1030
Figure 30-7. Wiring Example of V850ES/SG2, V850ES/SG2-H Flash Writing Adapter (FA-100GC-8EU-A)
(In CSIB0 + HS Mode) (2/2)
Notes 1. Corresponding pins when CSIB3 is used.
2. Wire the FLMD1 pin as shown below, or connect it to GND on board via a pull-down resistor.
3. Create an oscillator on the flash writing adapter (shown in broken lines) and supply a clock.
Here is an example of the oscillator.
Example:
X1 X2
4. Corresponding pins when UARTA0 is used.
Caution Do not input a high level to the DRST pin.
Remarks 1. Process the pins not shown in accordance with the handling of unused pins (see 2.3 Pin I/O
Circuit Types, I/O Buffer Power Supplies, and Connection of Unused Pins).
2. This adapter is for the 100-pin plastic LQFP package.
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD 1031
30.4.3 Flash memory control
The following shows the procedure for manipulating the flash memory.
Figure 30-8. Procedure for Manipulating Flash Memory
Start
Select communication system
Manipulate flash memory
End?
Yes
Supplies FLMD0 pulse
No
End
Switch to flash memory
programming mode
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD
1032
30.4.4 Selection of communication mode
In the V850ES/SG2 and V850ES/SG2-H, the communication mode is selected by inputting pulses (12 pulses max.)
to the FLMD0 pin after switching to the flash memory programming mode. The FLMD0 pulse is generated by the
dedicated flash memory programmer.
The following shows the relationship between the number of pulses and the communication mode.
Figure 30-9. Selection of Communication Mode
V
DD
V
DD
RESET (input)
FLMD1 (input)
FLMD0 (input)
RXDA0 (input)
TXDA0 (output)
V
SS
V
DD
V
SS
V
DD
V
SS
V
DD
V
SS
V
DD
V
SS
V
DD
V
SS
(Note)
Power on
Oscillation
stabilized
Communication
mode selected
Flash control command communication
(erasure, write, etc.)
Reset
released
Note The number of clocks is as follows depending on the communication mode.
FLMD0 Pulse Communication Mode Remarks
0 UARTA0 Communication rate: 9,600 bps (after reset), LSB first
8 CSIB0 V850ES/SG2, V850ES/SG2-H perform slave operation, MSB first
9 CSIB3 V850ES/SG2, V850ES/SG2-H perform slave operation, MSB first
11 CSIB0 + HS V850ES/SG2, V850ES/SG2-H perform slave operation, MSB first
12 CSIB3 + HS V850ES/SG2, V850ES/SG2-H perform slave operation, MSB first
Other RFU Setting prohibited
Caution When UARTA0 is selected, the receive clock is calculated based on the reset command sent
from the dedicated flash memory programmer after receiving the FLMD0 pulse.
<R>
<R>
<R>
<R>
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD 1033
30.4.5 Communication commands
The V850ES/SG2 and V850ES/SG2-H communicate with the dedicated flash memory programmer by means of
commands. The signals sent from the dedicated flash memory programmer to the V850ES/SG2 and V850ES/SG2-H
are called “commands”. The response signals sent from the V850ES/SG2 and V850ES/SG2-H to the dedicated flash
memory programmer are called “response commands”.
Figure 30-10. Communication Commands
Dedicated flash
memory programmer
V850ES/SG2,
V850ES/SG2-H
Command
Response command
PG-FP4
(Flash Pro4)
Cxxxxxx
Bxxxxx
Axxxx
XXX YYY
XXXXX XXXXXX
XXXX
XXXX YYYY
STATVE
The following shows the commands for flash memory control in the V850ES/SG2 and V850ES/SG2-H. All of these
commands are issued from the dedicated flash memory programmer, and the V850ES/SG2 and V850ES/SG2-H
perform the processing corresponding to the commands.
Table 30-7. Flash Memory Control Commands
Support Classification Command Name
CSIB0,
CSIB3
CSIB0 + HS,
CSIB3 + HS
UARTA0
Function
Blank check Block blank check
command
√ √ √ Checks if the contents of the memory in the
specified block have been correctly erased.
Chip erase command √ √ √ Erases the contents of the entire memory. Erase
Block erase command √ √ √ Erases the contents of the memory of the
specified block.
Write Write command √ √ √ Writes the specified address range, and
executes a contents verify check.
Verify command √ √ √ Compares the contents of memory in the
specified address range with data
transferred from the flash memory
programmer.
Verify
Checksum command √ √ √ Reads the checksum in the specified
address range.
Silicon signature
command
√ √ √ Reads silicon signature information.
System setting,
control
Security setting
command
√ √ √ Disables the chip erase command, enables
the block erase command, and disables the
write command.
<R>
<R>
<R>
<R>
<R>
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD
1034
30.4.6 Pin connection
When performing on-board writing, mount a connector on the target system to connect to the dedicated flash
memory programmer. Also, incorporate a function on-board to switch from the normal operation mode to the flash
memory programming mode.
In the flash memory programming mode, all the pins not used for flash memory programming become the same
status as that immediately after reset. Therefore, pin handling is required when the external device does not
acknowledge the status immediately after a reset.
(1) FLMD0 pin
In the normal operation mode, input a voltage of VSS level to the FLMD0 pin. In the flash memory
programming mode, supply a write voltage of VDD level to the FLMD0 pin.
Because the FLMD0 pin serves as a write protection pin in the self programming mode, a voltage of VDD level
must be supplied to the FLMD0 pin via port control, etc., before writing to the flash memory. For details, see
30.5.5 (1) FLMD0 pin.
Figure 30-11. FLMD0 Pin Connection Example
V850ES/SG2, V850ES/SG2-H
FLMD0
Dedicated flash memory programmer connection pin
Pull-down resistor (R
FLMD0
)
(2) FLMD1 pin
When 0 V is input to the FLMD0 pin, the FLMD1 pin does not function. When VDD is supplied to the FLMD0
pin, the flash memory programming mode is entered, so 0 V must be input to the FLMD1 pin. The following
shows an example of the connection of the FLMD1 pin.
Figure 30-12. FLMD1 Pin Connection Example
FLMD1
Pull-down resistor (R
FLMD1
)
Other device
V850ES/SG2, V850ES/SG2-H
Caution If the VDD signal is input to the FLMD1 pin from another device during on-board writing and
immediately after reset, isolate this signal.
<R>
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD 1035
Table 30-8. Relationship Between FLMD0 and FLMD1 Pins and Operation Mode When Reset Is Released
FLMD0 FLMD1 Operation Mode
0 Don’t care Normal operation mode
VDD 0 Flash memory programming mode
VDD VDD Setting prohibited
(3) Serial interface pin
The following shows the pins used by each serial interface.
Table 30-9. Pins Used by Serial Interfaces
Serial Interface Pins Used
UARTA0 TXDA0, RXDA0
CSIB0 SOB0, SIB0, SCKB0
CSIB3 SOB3, SIB3, SCKB3
CSIB0 + HS SOB0, SIB0, SCKB0, PCM0
CSIB3 + HS SOB3, SIB3, SCKB3, PCM0
When connecting a dedicated flash memory programmer to a serial interface pin that is connected to another
device on-board, care should be taken to avoid conflict of signals and malfunction of the other device.
(a) Conflict of signals
When the dedicated flash memory programmer (output) is connected to a serial interface pin (input) that is
connected to another device (output), a conflict of signals occurs. To avoid the conflict of signals, isolate
the connection to the other device or set the other device to the output high-impedance status.
Figure 30-13. Conflict of Signals (Serial Interface Input Pin)
V850ES/SG2, V850ES/SG2-H
Input pin Conflict of signals
Dedicated flash memory programmer
connection pins
Other device
Output pin
In the flash memory programming mode, the signal that the dedicated flash
memory programmer sends out conflicts with signals another device
outputs. Therefore, isolate the signals on the other device side.
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD
1036
(b) Malfunction of other device
When the dedicated flash memory programmer (output or input) is connected to a serial interface pin
(input or output) that is connected to another device (input), the signal is output to the other device,
causing the device to malfunction. To avoid this, isolate the connection to the other device.
Figure 30-14. Malfunction of Other Device
V850ES/SG2, V850ES/SG2-H
Pin
Dedicated flash memory programmer
connection pin
Other device
Input pin
In the flash memory programming mode, if the signal the V850ES/SG2 and
V850ES/SG2-H output affects the other device, isolate the signal on the
other device side.
V850ES/SG2, V850ES/SG2-H
Pin
Dedicated flash memory programmer
connection pin
Other device
Input pin
In the flash memory programming mode, if the signal the dedicated flash
memory programmer outputs affects the other device, isolate the signal on
the other device side.
<R>
<R>
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD 1037
(4) RESET pin
When the reset signals of the dedicated flash memory programmer are connected to the RESET pin that is
connected to the reset signal generator on-board, a conflict of signals occurs. To avoid the conflict of signals,
isolate the connection to the reset signal generator.
When a reset signal is input from the user system in the flash memory programming mode, the programming
operation will not be performed correctly. Therefore, do not input signals other than the reset signals from the
dedicated flash memory programmer.
Figure 30-15. Conflict of Signals (RESET Pin)
V850ES/SG2, V850ES/SG2-H
RESET
Dedicated flash memory programmer
connection pin
Reset signal generator
Conflict of signals
Output pin
In the flash memory programming mode, the signal the reset signal generator
outputs conflicts with the signal the dedicated flash memory programmer outputs.
Therefore, isolate the signals on the reset signal generator side.
(5) Port pins (including NMI)
When the system shifts to the flash memory programming mode, all the pins that are not used for flash
memory programming are in the same status as that immediately after reset. If the external device connected
to each port does not recognize the status of the port immediately after reset, pins require appropriate
processing, such as connecting to VDD via a resistor or connecting to VSS via a resistor.
(6) Other signal pins
Connect X1, X2, XT1, XT2, and REGC in the same status as that in the normal operation mode.
During flash memory programming, input a low level to the DRST pin or leave it open. Do not input a high
level.
(7) Power supply
Supply the same power (VDD, VSS, EVDD, EVSS, BVDD, BVSS, AVREF0, AVREF1, AVSS) as in normal operation
mode.
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD
1038
30.5 Rewriting by Self Programming
30.5.1 Overview
The V850ES/SG2 and V850ES/SG2-H support a flash macro service that allows the user program to rewrite the
internal flash memory by itself. By using this interface and a self programming library that is used to rewrite the flash
memory with a user application program, the flash memory can be rewritten by a user application transferred in
advance to the internal RAM or external memory. Consequently, the user program can be upgraded and constant
data can be rewritten in the field.
Figure 30-16. Concept of Self Programming
Application program
Self programming library
Flash macro service
Flash memory
Flash function execution
Flash information
Erase, write
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD 1039
30.5.2 Features
(1) Secure self programming (boot swap function)
The V850ES/SG2 and V850ES/SG2-H support a boot swap function that can exchange the physical memory
of blocks 0 and 1 with the physical memory of blocks 2 and 3. By writing the start program to be rewritten to
blocks 2 and 3 in advance and then swapping the physical memory, the entire area can be safely rewritten
even if a power failure occurs during rewriting because the correct user program always exists in blocks 0 and
1.
Figure 30-17. Rewriting Entire Memory Area (Boot Swap)
Last block
Block 5
Block 4
Block 3
Block 2
Block 1
Block 0
Last block
Block 5
Block 4
Block 3
Block 2
Block 1
Block 0
Last block
Block 5
Block 4
Block 3
Block 2
Block 1
Block 0
Boot swap
Rewriting blocks
2 and 3
(2) Interrupt support
The V850ES/SG2 and V850ES/SG2-H can execute interrupt servicing even while a flash function is executed
during self-programming. If a maskable interrupt or non-maskable interrupt occurs, the servicing of each
interrupt can be executed.
Two modes of interrupt servicing are available during self-programming.
• Simple mode
An interrupt handler can be registered by flash function FlashSetUserHandler. Ten interrupts can be used,
but the later the interrupt is registered, the lower the response of the interrupt handler.
• Custom mode
An interrupt handler can be registered by the user by writing an interrupt vector at the beginning of the
internal RAM area. Although the beginning of the internal RAM area is occupied, as many interrupts as
required can be registered and the response of the interrupts can be controlled, depending on the coding by
the user.
<R>
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD
1040
30.5.3 Standard self programming flow
The entire processing to rewrite the flash memory by flash self programming is illustrated below.
Figure 30-18. Standard Self Programming Flow
Flash environment initialization processing
Erase processing
Write processing
Flash information setting processing
Note 1
Internal verify processing
Boot area swap processing
Note 2
Flash environment end processing
Flash memory manipulation
End of processing
All blocks end?
•
Disable accessing flash area
•
Disable setting of STOP mode
•
Disable stopping clock
Yes
No
Notes 1. If a security setting is not performed, flash information setting processing does not have to be
executed.
2. If boot swap is not used, flash information setting processing and boot swap processing do not have
to be executed.
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD 1041
30.5.4 Flash functions
Table 30-10. Flash Function List
Function Name Outline Support
FlashEnv Initialization of flash control macro √
FlashBlockErase Erasure of only specified one block √
FlashWordWrite Writing from specified address √
FlashBlockIVerify Internal verification of specified block √
FlashBlockBlankCheck Blank check of specified block √
FlashFLMDCheck Check of FLMD pin √
FlashStatusCheck Status check of operation specified immediately before √
FlashGetInfo Reading of flash information √
FlashSetInfo Setting of flash information √
FlashBootSwap Swapping of boot area √
FlashSetUserHandler User interrupt handler registration function √
30.5.5 Pin processing
(1) FLMD0 pin
The FLMD0 pin is used to set the operation mode when reset is released and to protect the flash memory from
being written during self rewriting. It is therefore necessary to keep the voltage applied to the FLMD0 pin at 0
V when reset is released and a normal operation is executed. It is also necessary to apply a voltage of VDD
level to the FLMD0 pin during the self programming mode period via port control before the memory is
rewritten.
When self programming has been completed, the voltage on the FLMD0 pin must be returned to 0 V.
Caution With the flash memory version, the internal firmware operates to support the boot swapping
function after reset release and before the start of the user program.
To accurately start the user program operation, therefore, fix the FLMD0 pin to the low level
for the duration of the oscillation stabilization time after the reset signal is released, and until
the firmware operation is completed (firmware operation time of the V850ES/SG2 = 14,974 ×
(1/fX) seconds, firmware operation time of the V850ES/SG2-H = 11,994 × (1/fX) seconds).
Figure 30-19. Mode Change Timing
RESET signal
FLMD0 pin
V
DD
0 V
V
DD
0 V
Self programming mode
Normal
operation mode
Normal
operation mode
Caution Make sure that the FLMD0 pin is at 0 V when reset is released.
<R>
CHAPTER 30 FLASH MEMORY
User’s Manual U16541EJ5V1UD
1042
30.5.6 Internal resources used
The following table lists the internal resources used for self programming. These internal resources can also be
used freely for purposes other than self programming.
Table 30-11. Internal Resources Used
Resource Name Description
Entry RAM area
(124 bytes of either internal
RAM/external RAM)
Routines and parameters used for the flash macro service are located in this area. The
entry program and default parameters are copied by calling a library initialization
function.
Stack area (user stack + 300 bytes) An extension of the stack used by the user is used by the library (can be used in both the
internal RAM and external RAM).
Library code (1,900 bytes) Program entity of library (can be used anywhere other than the flash memory block to be
manipulated).
Application program Executed as user application.
Calls flash functions.
Maskable interrupt Can be used in user application execution status or self programming status. To use this
interrupt in the self programming status, the interrupt servicing start address must be
registered in advance by a registration function.
NMI interrupt Can be used in user application execution status or self programming status. To use this
interrupt in the self programming status the interrupt servicing start address must be
registered in advance by a registration function.
User’s Manual U16541EJ5V1UD 1043
CHAPTER 31 ON-CHIP DEBUG FUNCTION
The V850ES/SG2 and V850ES/SG2-H have an on-chip debug function that uses the JTAG (Joint Test Action
Group) interface (DRST, DCK, DMS, DDI, and DDO pins) and that can be used via an on-chip debug emulator (IE-
V850E1-CD-NW, QB-V850MINI).
Caution The on-chip debug function is provided only in the flash memory version. It is not provided with
the mask ROM version. However, the OCDM register also exists in the mask ROM version and it
controls the pull-down resistor connected to the P05/INTP2 pin, so set the OCDM register even
for the mask ROM version.
31.1 Features
{ Hardware break function: 2 points
{ Software break function: 4 points
{ Real-time RAM monitor function: Memory contents can be read during program execution.
{ Dynamic memory modification function (DMM function): RAM contents can be rewritten during program execution.
{ Mask function: RESET, NMI, HLDRQ, WAIT
{ ROM security function: 10-byte ID code authentication
Caution The following functions are not supported.
• Trace function
• Event function
• Debug interrupt interface function (DBINT)
<R>
CHAPTER 31 ON-CHIP DEBUG FUNCTION
User’s Manual U16541EJ5V1UD
1044
31.2 Connection Circuit Example
IE-V850E1-CD-NW
QB-V850MINI
V850ES/SG2,
V850ES/SG2-H
VDD
DCK
DMS
DDI
DDO
DRST
RESET
FLMD0
GND
V
DD
, EV
DD
DCK
DMS
DDI
DDO
DRSTNote 2
RESET
FLMD0Note 3
FLMD1/PDL5
EV
SS
Note 1
Note 4
STATUS
TARGET
POWER
Notes 1. Example of pin processing when on-chip debug emulator is not connected
2. A pull-down resistor is provided on chip.
3. For flash memory rewriting
4. This pin processing is necessary for rewriting the internal flash memory by connecting a flash
memory programmer.
31.3 Interface Signals
The interface signals are described below.
(1) DRST
This is a reset input signal for the on-chip debug unit. It is a negative-logic signal that asynchronously
initializes the debug control unit.
The on-chip debug emulator raises the DRST signal when it detects VDD of the target system after the
integrated debugger is started, and starts the on-chip debug unit of the device.
When the DRST signal goes high, a reset signal is also generated in the CPU.
When starting debugging by starting the integrated debugger, a CPU reset is always generated.
(2) DCK
This is a clock input signal. It supplies a 20 MHz or 10 MHz clock from the on-chip debug emulator. In the on-
chip debug unit, the DMS and DDI signals are sampled at the rising edge of the DCK signal, and the data
DDO is output at its falling edge.
<R>
<R>
<R>
CHAPTER 31 ON-CHIP DEBUG FUNCTION
User’s Manual U16541EJ5V1UD 1045
(3) DMS
This is a transfer mode select signal. The transfer status in the debug unit changes depending on the level of
the DMS signal.
(4) DDI
This is a data input signal. It is sampled in the on-chip debug unit at the rising edge of DCK.
(5) DDO
This is a data output signal. It is output from the on-chip debug unit at the falling edge of the DCK signal.
(6) VDD, EVDD
This signal is used to detect VDD of the target system. If VDD from the target system is not detected, the
signals output from the on-chip debug emulator (DRST, DCK, DMS, DDI, FLMD0, and RESET) go into a high-
impedance state.
(7) FLMD0
The flash self programming function is used for the function to download data to the flash memory via the
integrated debugger. During flash self programming, the FLMD0 pin must be kept high. In addition, connect a
pull-down resistor to the FLMD0 pin.
The FLMD0 pin can be controlled in either of the following two ways.
<1> To control from on-chip debug emulator
Connect the FLMD0 signal of the on-chip debug emulator to the FLMD0 pin.
In the normal mode, nothing is driven by the on-chip debug emulator (high impedance).
During a break, the on-chip debug emulator raises the FLMD0 pin to the high level when the download
function of the integrated debugger is executed.
<2> To control from port
Connect any port of the device to the FLMD0 pin.
The same port as the one used by the user program to realize the flash self programming function may
be used.
On the console of the integrated debugger, make a setting to raise the port pin to high level before
executing the download function, or lower the port pin after executing the download function.
For details, refer to the ID850QB (Integrated Debugger) Operation User’s Manual.
(8) RESET
This is a system reset input pin. If the DRST pin is made invalid by the value of the OCDM0 bit of the OCDM
register set by the user program, on-chip debugging cannot be executed. Therefore, reset is effected by the
on-chip debug emulator, using the RESET pin, to make the DRST pin valid (initialization).
CHAPTER 31 ON-CHIP DEBUG FUNCTION
User’s Manual U16541EJ5V1UD
1046
31.4 Register
(1) On-chip debug mode register (OCDM)
The OCDM register is used to select the normal operation mode or on-chip debug mode. This register is a
special register and can be written only in a combination of specific sequences (see 3.4.8 Special registers).
This register is also used to specify whether a pin provided with an on-chip debug function is used as an on-
chip debug pin or as an ordinary port/peripheral function pin. It also is used to disconnect the internal pull-
down resistor of the P05/INTP2/DRST pin.
The OCDM register can be written only while a low level is input to the DRST pin.
This register can be read or written in 8-bit or 1-bit units.
CHAPTER 31 ON-CHIP DEBUG FUNCTION
User’s Manual U16541EJ5V1UD 1047
0
OCDM0
0
1
Operation mode
OCDM 0 0 0 0 0 0 OCDM0
After reset: 01H
Note
R/W Address: FFFFF9FCH
When DRST pin is low:
Normal operation mode (in which a pin that functions alternately as an
on-chip debug function pin is used as a port/peripheral function pin)
When DRST pin is high:
On-chip debug mode (in which a pin that functions alternately as an
on-chip debug function pin is used as an on-chip debug mode pin)
Selects normal operation mode (in which a pin that functions alternately
as on-chip debug function pin is used as a port/peripheral function pin) and
disconnects the on-chip pull-down resistor of the P05/INTP2/DRST pin.
< >
Note Reset by the RESET pin sets this register to 01H. After reset by the overflow of watchdog timer
(WDT2RES), reset by the low-voltage detector (LVI) (LVIRES) (V850ES/SG2 only), or reset by the clock
monitor (CLM) (CLMRES), however, the value of the OCDM register is retained.
Cautions 1. When using the DDI, DDO, DCK, and DMS pins not as on-chip debug pins but as port pins
after external reset, any of the following actions must be taken.
• Input a low level to the P05/INTP2/DRST pin.
• Set the ODCM0 bit. In this case, take the following actions.
<1> Clear the OCDM0 bit to 0.
<2> Fix the P05/INTP2/DRST pin to the low level until <1> is completed.
2. The DRST pin has an on-chip pull-down resistor. This resistor is disconnected when the
OCDM0 flag is cleared to 0. The mask ROM version does not have an on-chip debug
function but it has the above pull-down resistor. With the mask ROM version also,
therefore, the on-chip pull-down resistor must be disconnected by clearing the OCDM0 bit
to 0.
OCDM0 flag
(1: Pull-down ON, 0: Pull-down OFF)
10 to 100 kΩ
(30 kΩ (TYP.))
DRST
<R>
CHAPTER 31 ON-CHIP DEBUG FUNCTION
User’s Manual U16541EJ5V1UD
1048
31.5 Operation
The on-chip debug function is made invalid under the conditions shown in the table below.
When this function is not used, keep the DRST pin low until the OCDM.OCDM0 flag is cleared to 0.
OCDM0 Flag
DRST Pin
0 1
L Invalid Invalid
H Invalid Valid
Remark L: Low-level input
H: High-level input
Figure 31-1. Timing When On-Chip Debug Function Is Not Used
Low-level input After OCDM0 bit is cleared,
high level can be input/output.
Clearing OCDM0 bit
Releasing reset
RESET
OCDM0
P05/INTP2/DRST
CHAPTER 31 ON-CHIP DEBUG FUNCTION
User’s Manual U16541EJ5V1UD 1049
31.6 ROM Security Function
31.6.1 Security ID
The flash memory versions of the V850ES/SG2 and V850ES/SG2-H perform authentication using a 10-byte ID
code to prevent the contents of the flash memory from being read by an unauthorized person during on-chip
debugging by the on-chip debug emulator.
Set the ID code in the 10-byte on-chip flash memory area from 0000070H to 0000079H to allow the debugger
perform ID authentication.
If the IDs match, the security is released and reading flash memory and using the on-chip debug emulator are
enabled.
• Set the 10-byte ID code to 0000070H to 0000079H.
• Bit 7 of 0000079H is the on-chip debug emulator enable flag. (0: Disable, 1: Enable)
• When the on-chip debug emulator is started, the debugger requests ID input. When the ID code input on the
debugger and the ID code set in 0000070H to 0000079H match, the debugger starts.
• Debugging cannot be performed if the on-chip debug emulator enable flag is 0, even if the ID codes match.
000007AH
000007BH
000007FH
0000080H
0000079H
0000070H
0000000H
System reserved area (00H)
Note
System reserved area
Security ID
(10 bytes)
Note Values other than 00H can also be set.
•
μ
PD70F3261, 70F3261Y, 70F3271, 70F3271Y, 70F3281, 70F3281Y: Ver.1.0
•
μ
PD70F3263, 70F3263Y, 70F3273, 70F3273Y, 70F3283, 70F3283Y, 70F3263HY, 70F3273HY,
70F3283HY: No applicable versions
With products other than the above, operations are not affected even if 00H is set to 0000007AH.
Caution When the data in the flash memory has been deleted, all the bits are set to 1.
<R>
CHAPTER 31 ON-CHIP DEBUG FUNCTION
User’s Manual U16541EJ5V1UD
1050
31.6.2 Setting
Example When the following values are set to addresses 0x70 to 0x79
Address Value
0x70 0x12
0x71 0x34
0x72 0x56
0x73 0x78
0x74 0x9A
0x75 0xBC
0x76 0xDE
0x77 0xF1
0x78 0x23
0x79 0xD4
0x7A 0x00
← Reserved code
(See 3.4.9 (3).)
The following shows program examples when the CA850 is used.
[Program example 1]
Following the “ILGOP” section (address 0x60), enter the 10-byte security code and 1-byte system reserved area data
(00H).
#---------------------------------------
# ILGOP handler
#---------------------------------------
.section "ILGOP" -- Interrupt handler address 0x60
-- Input ILGOP handler code
.org 0x10 -- Skip handler address to 0x70
#---------------------------------------
# SECURITYID (continue ILGOP handler)
#---------------------------------------
.word 0x78563412 --0-3 byte code
.word 0xF1DEBC9A --4-7 byte code
.hword 0xD423 --8-9 byte code
.byte 0x00 --Reserve code
Caution When using the CA850 Ver. 3.00 or later, specify the option for disabling the generation of the
security ID.
The security ID addition function by linker is added from the CA850 Ver. 3.00. As a result, errors
occur during linking in the above program example.
Error message:
F4264: start address (0x00000070) of section "SECURITY_ID" overlaps
previous section "ILGOP" ended before address (0xXXXXXXXX).
<R>
CHAPTER 31 ON-CHIP DEBUG FUNCTION
User’s Manual U16541EJ5V1UD 1051
[Program example 2]
Enter the 10-byte security code using the “SECURITY_ID” section (address 0x70).
#---------------------------------------
# SECURITY_ID
#---------------------------------------
.section "SECURITY_ID"
.word 0x78563412 --0-3 byte code
.word 0xF1DEBC9A --4-7 byte code
.hword 0xD423 --8-9 byte code
Caution Data that can be set to the “SECURITY_ID” section is limited to 10 bytes. For this reason, data
cannot be set to the system reserved area (0x7A) following the security code. Consequently,
when using a device that needs to set data to the system reserved area, set the security code
and system reserved area data using the method shown in “Program example 1”.
For details on devices that need to set data to the system reserved area, refer to 3.4.9 (3) System
reserved area.
CHAPTER 31 ON-CHIP DEBUG FUNCTION
User’s Manual U16541EJ5V1UD
1052
31.7 Cautions
(1) If a reset signal is input (from the target system or a reset signal from an internal reset source) during RUN
(program execution), the break function may malfunction.
(2) Even if the reset signal is masked by the mask function, the I/O buffer (port pin) may be reset if a reset signal
is input from a pin.
(3) Because a software breakpoint set in the internal flash memory is realized by the ROM correction function, it is
made temporarily invalid by target reset or internal reset generated by watchdog timer 2. The breakpoint
becomes valid again when a hardware break or forced break occurs, but a software break does not occur until
then.
(4) Pin reset during a break is masked and the CPU and peripheral I/O are not reset. If pin reset or internal reset
is generated as soon as the flash memory is rewritten by DMM (Dynamic Memory Modification) or read by the
RAM monitor function while the user program is being executed, the CPU and peripheral I/O may not be
correctly reset.
(5) Emulation of ROM correction cannot be executed.
(6) When the following conditions (a) and (b) are satisfied and operation is stopped on the emulator (QB-
V850ESSX2, IE-703288-G1-EM1, IE-V850E1-CD-NW, QB-V850MINI) due to a break, etc., watchdog timer 2
does not stop and a reset or non-maskable interrupt occurs. When a reset occurs, the debugger hangs up.
(a) The main clock or subclock is used as the source clock for watchdog timer 2.
(b) The internal oscillation clock is stopped (RCM.RSTOP bit = 1).
To avoid this, perform either of the following.
• When an emulator is used, the internal oscillation clock is used as the source clock.
• When an emulator is used, do not stop the internal oscillator.
(7) When the following conditions (a) and (b) are satisfied and operation is stopped on the emulator (QB-
V850ESSX2, IE-703288-G1-EM1, IE-V850E1-CD-NW, QB-V850MINI) due to a break, etc., TMM does not stop
even if the peripheral break function is set to “Break”.
(a) Either the INTWT, internal oscillation clock (fR/8), or subclock is selected as the TMM source clock.
(b) The main clock is stopped.
To avoid this, perform either of the following.
• When an emulator is used, the main clock (fXX, fXX/2, fXX/4, fXX/64, fXX/512) is used as the source clock.
• When an emulator is used, do not stop the main clock oscillation.
(8) In the on-chip debug mode, the DDO pin is forcibly set to the high-level output.
<R>
<R>
<R>
User’s Manual U16541EJ5V1UD 1053
CHAPTER 32 ELECTRICAL SPECIFICATIONS
32.1 Absolute Maximum Ratings
(TA = 25°C) (1/2)
Parameter Symbol Conditions Ratings Unit
VDD VDD = EVDD = AVREF0 = AVREF1 −0.5 to +4.6 V
BVDD −0.5 to +4.6 V
EVDD VDD = EVDD = AVREF0 = AVREF1 −0.5 to +4.6 V
AVREF0 VDD = EVDD = AVREF0 = AVREF1 −0.5 to +4.6 V
AVREF1 VDD = EVDD = AVREF0 = AVREF1 −0.5 to +4.6 V
VSS VSS = EVSS = BVSS = AVSS −0.5 to +0.5 V
AVSS VSS = EVSS = BVSS = AVSS −0.5 to +0.5 V
BVSS VSS = EVSS = BVSS = AVSS −0.5 to +0.5 V
Supply voltage
EVSS VSS = EVSS = BVSS = AVSS −0.5 to +0.5 V
VI1 RESET, FLMD0Note 1, PDH4, PDH5 −0.5 to EVDD + 0.5Note 2 V
VI2 PCM0 to PCM3, PCT0, PCT1, PCT4, PCT6,
PDH0 to PDH3, PDL0 to PDL15
−0.5 to BVDD + 0.5Note 2 V
VI3 P10, P11 −0.5 to AVREF1 + 0.5Note 2 V
VI4 X1, X2, XT1, XT2 −0.5 to VRONote 3 + 0.5Note 2 V
Input voltage
VI5 P02 to P06, P30 to P39, P40 to P42, P50 to
P55, P90 to P915
−0.5 to +6.0 V
Analog input voltage VIAN P70 to P711 −0.5 to AVREF0 + 0.5Note 2 V
Notes 1. Flash memory version only
2. Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.
3. On-chip regulator output voltage (2.5 V (TYP.))
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1054
(TA = 25°C) (2/2)
Parameter Symbol Conditions Ratings Unit
Per pin 4 mA
P02 to P06, P30 to P39, P40 to P42,
P50 to P55, P90 to P915, PDH4, PDH5 Total of all pins 50 mA
Per pin 4 mA
PCM0 to PCM3, PCT0, PCT1, PCT4,
PCT6, PDH0 to PDH3, PDL0 to PDL15 Total of all pins 50 mA
Per pin 4 mA P10, P11
Total of all pins 8 mA
Per pin 4 mA
Output current, low IOL
P70 to P711
Total of all pins 20 mA
Per pin −4 mA
P02 to P06, P30 to P39, P40 to P42,
P50 to P55, P90 to P915, PDH4, PDH5 Total of all pins −50 mA
Per pin −4 mA
PCM0 to PCM3, PCT0, PCT1, PCT4,
PCT6, PDH0 to PDH3, PDL0 to PDL15 Total of all pins −50 mA
Per pin −4 mA P10, P11
Total of all pins −8 mA
Per pin −4 mA
Output current, high IOH
P70 to P711
Total of all pins −20 mA
Operating ambient temperature TA −40 to +85 °C
Mask ROM versions −65 to +150 °C Storage temperature Tstg
Flash memory versions −40 to +125 °C
Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, VCC, and
GND. Open-drain pins or open-collector pins, however, can be directly connected to each
other. Direct connection of the output pins between an IC product and an external circuit is
possible, if the output pins can be set to the high-impedance state and the output timing of
the external circuit is designed to avoid output conflict.
2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for
any parameter. That is, the absolute maximum ratings are rated values at which the product
is on the verge of suffering physical damage, and therefore the product must be used under
conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and
conditions indicated for DC characteristics and AC characteristics represent the quality
assurance range during normal operation.
Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port
pins.
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1055
32.2 Capacitance
(TA = 25°C, VDD = EVDD = BVDD = AVREF0 = AVREF1 = VSS = EVSS = BVSS = AVSS = 0 V)
Parameter Symbol Conditions MIN. TYP. MAX. Unit
I/O capacitance CIO fX = 1 MHz
Unmeasured pins returned to 0 V
10 pF
32.3 Operating Conditions
(1) V850ES/SG2
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V)
Supply Voltage Unit
Internal System Clock
Frequency
Conditions
VDD EVDD BVDD AVREF0,
AVREF1
C = 4.7
μ
F,
A/D converter stop,
D/A converter stop
2.85 to 3.6 2.85 to 3.6 2.7 to 3.6 2.85 to 3.6 V
fXX = 2.5 to 20 MHz
C = 4.7
μ
F,
A/D converter operating,
D/A converter operating
3.0 to 3.6 3.0 to 3.6 2.7 to 3.6 3.0 to 3.6 V
fXT = 32.768 kHz C = 4.7
μ
F,
A/D converter stop,
D/A converter stop
2.85 to 3.6 2.85 to 3.6 2.7 to 3.6 2.85 to 3.6 V
(2) V850ES/SG2-H
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V)
Supply Voltage
Internal System Clock
Frequency
Conditions
VDD EVDD BVDD AVREF0 AVREF1
Unit
fXX = 2.5 to 32 MHz
fXT = 32.768 kHz
Stabilization capacitance C = 4.7
μ
F
connected to REGC pin,
All function operating
3.0 to 3.6 3.0 to 3.6 3.0 to 3.6 3.0 to 3.6 3.0 to 3.6 V
<R>
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1056
32.4 Oscillator Characteristics
32.4.1 Main clock oscillator characteristics
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V)
Resonator Circuit Example Parameter Conditions MIN. TYP. MAX. Unit
V850ES/SG2 2.5
10 MHz
Oscillation
frequency (fX)Note 1 V850ES/SG2-H 2.5
8 MHz
After reset is
released
216/fX s
After STOP mode is
released
1Note 4 Note 3 ms
Ceramic
resonator/
Crystal
resonator
X2X1
Oscillation
stabilization
timeNote 2
After IDLE2 mode is
released
350Note 4 Note 3
μ
s
Notes 1. The oscillation frequency shown above indicates only oscillator characteristics. Use the V850ES/SG2 so
that the internal operation conditions do not exceed the ratings shown in AC Characteristics and DC
Characteristics.
2. Time required from start of oscillation until the resonator stabilizes.
3. The value varies depending on the setting of the OSTS register.
4. Time required to set up the flash memory (flash memory version only). Secure the setup time using the
OSTS register.
Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines
in the above figure to avoid an adverse effect from wiring capacitance.
• Keep the wiring length as short as possible.
• Do not cross the wiring with the other signal lines.
• Do not route the wiring near a signal line through which a high fluctuating current flows.
• Always make the ground point of the oscillator capacitor the same potential as VSS.
• Do not ground the capacitor to a ground pattern through which a high current flows.
• Do not fetch signals from the oscillator.
2. When the main clock is stopped and the device is operating on the subclock, wait until the
oscillation stabilization time has been secured by the program before switching back to the
main clock.
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1057
(i) KYOCERA KINSEKI CORPORATION: Crystal resonator (TA = −40 to +85°C)
Recommended Circuit Constant Oscillation Voltage
Range
Manufacturer
(Part Number)
Circuit Example Oscillation
Frequency
fX (kHz) C1 (pF) C2 (pF) Rd (kΩ) MIN. (V) MAX. (V)
4,000 8 8 − 2.85 3.6
5,000 8 8 − 2.85 3.6
8,000 8 8 − 2.85 3.6
10,000 8 8 − 2.85 3.6
3,145.72 8 8 − 2.85 3.6
4,718.592 8 8 − 2.85 3.6
KYOCERA KINSEKI
CORPORATION
- CX-5FD (capacitance : 8 pF)
- CX-49G (capacitance : 8 pF)
- HC-49/U-S (capacitance : 8 pF)
About other resonator’s type name,
refer to the resonator manufacturer.
X2X1
C2C1
Rd
6,291.456 8 8 − 2.85 3.6
Caution This oscillator constant is a reference value based on evaluation under a specific environment by
the resonator manufacturer.
If optimization of oscillator characteristics is necessary in the actual application, apply to the
resonator manufacturer for evaluation on the implementation circuit.
The oscillation voltage and oscillation frequency indicate only oscillator characteristics. Use the
V850ES/SG2 and V850ES/SG2-H so that the internal operating conditions are within the
specifications of the DC and AC characteristics.
Remark Contact :
KYOCERA Electronic components & devices http://global.kyocera.com/prdct/electro/index.html
Resonator vs. IC matching search http://www3.kyocera.co.jp/electro/app/en/searchTopShow.do
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1058
(ii) Murata Mfg. Co. Ltd.: Ceramic resonator (TA = −40 to +85°C)
Recommended Circuit
Constant
Oscillation Voltage
Range
Manufacturer Circuit Example Oscillation
Frequency
fX (MHz)
Part Number
C1
(pF)
C2
(pF)
Rd
(kΩ)
MIN.
(V)
MAX.
(V)
CSTCR4M00G55B-R0 on-chip
(39)
on-chip
(39)
0 2.85 3.6
4.000
CSTCR4M00G15C**-R0 on-chip
(39)
on-chip
(39)
0 2.85 3.6
CSTCR5M00G55B-R0 on-chip
(39)
on-chip
(39)
0 2.85 3.6
5.000
CSTCR5M00G15C**-R0 on-chip
(39)
on-chip
(39)
0 2.85 3.6
CSTCR6M00G55B-R0 on-chip
(39)
on-chip
(39)
0 2.85 3.6
6.000
CSTCR6M00G15C**-R0 on-chip
(39)
on-chip
(39)
0 2.85 3.6
CSTCE8M00G55A-R0 on-chip
(33)
on-chip
(33)
0 2.85 3.6 8.000
CSTCE8M00G15C**-R0 on-chip
(33)
on-chip
(33)
0 2.85 3.6
CSTCE10M0G55A-R0 on-chip
(33)
on-chip
(33)
0 2.85 3.6
Murata Mfg.
Co. Ltd.
X2X1
C2C1
Rd
10.000
CSTCE10M0G15C**-R0 on-chip
(33)
on-chip
(33)
0 2.85 3.6
Caution This oscillator constant is a reference value based on evaluation under a specific environment by
the resonator manufacturer.
If optimization of oscillator characteristics is necessary in the actual application, apply to the
resonator manufacturer for evaluation on the implementation circuit.
The oscillation voltage and oscillation frequency indicate only oscillator characteristics. Use the
V850ES/SG2 and V850ES/SG2-H so that the internal operating conditions are within the
specifications of the DC and AC characteristics.
Remarks 1. The total tolerance of a product having “**” in its part number can be adjusted up to ±3000 ppm.
2. Contact:
Product Engineering Service Section
Piezoelectric Components Department I
Piezoelectric Components Division
Device Business Unit
Murata Mfg. Co., Ltd.
TEL: +81-75-955-6915
E-mail: piezo@murata.co.jp
IC Part Number -> Ceramic Resonator Search: http://search.murata.co.jp/Ceramy/CeMenu_en.do
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1059
32.4.2 Subclock oscillator characteristics
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V)
Resonator Circuit Example Parameter Conditions MIN. TYP. MAX. Unit
Oscillation frequency
(fXT)Note 1
32 32.768 35 kHz
Crystal
resonator
XT2XT1
Oscillation
stabilization timeNote 2
10 s
Notes 1. The oscillation frequency shown above indicates only oscillator characteristics. Use the V850ES/SG2
and V850ES/SG2-H so that the internal operation conditions do not exceed the ratings shown in AC
Characteristics and DC Characteristics.
2. Time required from when VDD reaches the following oscillation voltage range to when the crystal
resonator stabilizes.
• V850ES/SG2: 2.85 V (MIN.)
• V850ES/SG2-H: 3.0 V (MIN.)
Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines
in the above figures to avoid an adverse effect from wiring capacitance.
• Keep the wiring length as short as possible.
• Do not cross the wiring with the other signal lines.
• Do not route the wiring near a signal line through which a high fluctuating current flows.
• Always make the ground point of the oscillator capacitor the same potential as VSS.
• Do not ground the capacitor to a ground pattern through which a high current flows.
• Do not fetch signals from the oscillator.
2. The subclock oscillator is designed as a low-amplitude circuit for reducing power
consumption, and is more prone to malfunction due to noise than the main clock oscillator.
Particular care is therefore required with the wiring method when the subclock is used.
3. For the resonator selection and oscillator constant, customers are requested to either
evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1060
32.4.3 PLL characteristics
(1) V850ES/SG2
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V)
Parameter Symbol Conditions MIN. TYP. MAX. Unit
×4 mode 2.5 5 MHz Input frequency fX
×8 mode 2.5 2.5 MHz
×4 mode 10 20 MHz Output frequency fXX
×8 mode 20 20 MHz
Lock time tPLL After VDD reaches 2.85 V (MIN.) 800
μ
s
(2) V850ES/SG2-H
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V)
Parameter Symbol Conditions MIN. TYP. MAX. Unit
×4 mode 2.5 5 MHz Input frequency fX
×8 mode 2.5 4 MHz
×4 mode 10 20 MHz Output frequency fXX
×8 mode 20 32 MHz
Lock time tPLL After VDD reaches 3.0 V (MIN.)
800
μ
s
32.4.4 Internal oscillator characteristics
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V)
Parameter Symbol Conditions MIN. TYP. MAX. Unit
Output frequency fR 100 200 400 kHz
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1061
32.5 Regulator Characteristics
(1) V850ES/SG2
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V)
Parameter Symbol Conditions MIN. TYP. MAX. Unit
Input voltage VDD fXX = 20 MHz (MAX.) 2.85 3.6 V
Output voltage VRO 2.5 V
Regulator output
stabilization time
tREG After VDD reaches 2.85 V (MIN.),
Stabilization capacitance C = 4.7
μ
F
connected to REGC pin
1 ms
(2) V850ES/SG2-H
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V)
Parameter Symbol Conditions MIN. TYP. MAX. Unit
Input voltage VDD fXX = 32 MHz (MAX.) 3.0 3.6 V
Output voltage VRO 2.5 V
Regulator output
stabilization time
tREG After VDD reaches 3.0 V (MIN.),
Stabilization capacitance C = 4.7
μ
F
connected to REGC pin
1 ms
VDD
VRO
tREG
RESET
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1062
32.6 DC Characteristics
32.6.1 I/O level
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V)
Parameter Symbol Conditions MIN. TYP. MAX. Unit
VIH1 PDH4, PDH5 0.7EVDD EVDD V
VIH2 RESET, FLMD0Note 0.8EVDD EVDD V
VIH3 P02 to P06, P30 to P37, P42, P50 to P55,
P92 to P915
0.8EVDD 5.5 V
VIH4 P38, P39, P40, P41, P90, P91 0.7EVDD 5.5 V
VIH5 PCM0 to PCM3, PCT0, PCT1, PCT4,
PCT6, PDH0 to PDH3, PDL0 to PDL15
0.7BVDD BVDD V
VIH6 P70 to P711 0.7AVREF0 AVREF0 V
Input voltage, high
VIH7 P10, P11 0.7AVREF1 AVREF1 V
VIL1 PDH4, PDH5 EVSS 0.3EVDD V
VIL2 RESET, FLMD0Note EVSS 0.2EVDD V
VIL3 P02 to P06, P30 to P37, P42, P50 to P55,
P92 to P915
EVSS 0.2EVDD V
VIL4 P38, P39, P40, P41, P90, P91 EVSS 0.3EVDD V
VIL5 PCM0 to PCM3, PCT0, PCT1, PCT4,
PCT6, PDH0 to PDH3, PDL0 to PDL15
BVSS 0.3BVDD V
VIL6 P70 to P711 AVSS 0.3AVREF0 V
Input voltage, low
VIL7 P10, P11 AVSS 0.3AVREF1 V
Input leakage current, high
ILIH VI = VDD = EVDD = BVDD = AVREF0 = AVREF1 5
μ
A
Input leakage current, low
ILIL VI = 0 V −5
μ
A
Output leakage current, high
ILOH VO = VDD = EVDD = BVDD = AVREF0 =
AVREF1
5
μ
A
Output leakage current, low
ILOL VO = 0 V −5
μ
A
Note Flash memory version only
Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port
pins.
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1063
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V)
Parameter Symbol Conditions MIN. TYP. MAX. Unit
Per pin
IOH = −1.0 mA
Total of all pins
−20 mA
EVDD − 1.0 EVDD V VOH1 P02 to P06,
P30 to P39,
P40 to P42,
P50 to P55,
P90 to P915,
PDH4, PDH5
Per pin
IOH = −100
μ
A
Total of all pins
−4.2 mA
EVDD − 0.5 EVDD V
Per pin
IOH = −1.0 mA
Total of all pins
−20 mA
BVDD − 1.0 BVDD V VOH2 PCM0 to
PCM3, PCT0,
PCT1, PCT4,
PCT6, PDH0
to PDH3,
PDL0 to
PDL15
Per pin
IOH = −100
μ
A
Total of all pins
−2.8 mA
BVDD − 0.5 BVDD V
Per pin
IOH = −0.4 mA
Total of all pins
−4.8 mA
AVREF0 − 1.0 AVREF0 V VOH3 P70 to P711
Per pin
IOH = −100
μ
A
Total of all pins
−1.2 mA
AVREF0 − 0.5 AVREF0 V
Per pin
IOH = −0.4 mA
Total of all pins
−0.8 mA
AVREF1 − 1.0 AVREF1 V
Output voltage, high
VOH4 P10, P11
Per pin
IOH = −100
μ
A
Total of all pins
−0.2 mA
AVREF1 − 0.5 AVREF1 V
VOL1 P02 to P06,
P30 to P37,
P42, P50 to
P55, P92 to
P915, PDH4,
PDH5
Per pin
IOL = 1.0 mA
0 0.4 V
VOL2 P38, P39,
P40, P41,
P90, P91
Per pin
IOL = 3.0 mA
Total of all pins
20 mA
0 0.4 V
VOL3 PCM0 to
PCM3, PCT0,
PCT1, PCT4,
PCT6, PDH0
to PDH3,
PDL0 to
PDL15
Per pin
IOL = 1.0 mA
Total of all pins
20 mA
0 0.4 V
Output voltage, low
VOL4 P10, P11,
P70 to P711
Per pin
IOL = 0.4 mA
Total of all pins
5.6 mA
0 0.4 V
Software pull-down
resistor
R1 P05 VI = VDD 10 30 100 kΩ
Remarks 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of
port pins.
2. When the IOH and IOL conditions are not satisfied for a pin but the total value of all pins is satisfied,
only that pin does not satisfy the DC characteristics.
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1064
32.6.2 Supply current
(1) V850ES/SG2
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V)
Parameter Symbol Conditions MIN. TYP. MAX. Unit
IDD1 Normal
operation
fXX = 20 MHz (fX = 5 MHz),
peripheral function operating
21 32 mA
IDD2 HALT mode fXX = 20 MHz (fX = 5 MHz),
peripheral function operating
15 24 mA
IDD3 IDLE1 mode fXX = 5 MHz (fX = 5 MHz), PLL off 0.3 0.8 mA
IDD4 IDLE2 mode fXX = 5 MHz (fX = 5 MHz), PLL off 0.3 0.8 mA
IDD5 Subclock
operating mode
fXT = 32.768 kHz,
main clock, internal oscillator stopped
50 100
μ
A
IDD6 Sub-IDLE mode
fXT = 32.768 kHz,
main clock, internal oscillator stopped
15 70
μ
A
Subclock stopped, internal oscillator
stopped
6 50
μ
A
Subclock operating, internal oscillator
stopped
10 60
μ
A
Supply currentNote 1
(mask ROM
version)
IDD7 STOP mode
Subclock stopped, internal oscillator
operating
10 60
μ
A
Note 2 32 48 mA IDD1 Normal
operation
fXX = 20 MHz (fX = 5 MHz),
peripheral function operating Note 3 30 45 mA
Note 2 17 26 mA IDD2 HALT mode fXX = 20 MHz (fX = 5 MHz),
peripheral function operating Note 3 16 24 mA
IDD3 IDLE1 mode fXX = 5 MHz (fX = 5 MHz), PLL off 0.8 1.6 mA
IDD4 IDLE2 mode fXX = 5 MHz (fX = 5 MHz), PLL off 0.3 0.8 mA
Note 2 300 600
μ
A IDD5 Subclock
operating mode
fXT = 32.768 kHz, main clock,
internal oscillator stopped Note 3 200 400
μ
A
Note 2 18 100
μ
A IDD6 Sub-IDLE mode
fXT = 32.768 kHz, main clock,
internal oscillator stopped Note 3 18 80
μ
A
Subclock stopped, internal oscillator
stopped
6 50
μ
A
Subclock operating, internal oscillator
stopped
10 60
μ
A
IDD7 STOP mode
Subclock stopped, internal oscillator
operating
10 60
μ
A
Note 2 35 54 mA
Supply currentNote 1
(flash memory
version)
IDD8 Flash memory
programming
mode
fXX = 20 MHz (fX = 5 MHz)
Note 3 33 51 mA
Notes 1. Total of VDD, EVDD, and BVDD currents. Current flowing through the output buffers, A/D converter, D/A
converter, and on-chip pull-down resistor is not included.
2. 640 KB flash memory version:
μ
PD70F3263, 70F3263Y, 70F3273, 70F3273Y, 70F3283, 70F3283Y
3. 384 KB flash memory version:
μ
PD70F3261, 70F3261Y, 70F3271, 70F3271Y, 70F3281, 70F3281Y
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1065
(2) V850ES/SG2-H
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V)
Parameter Symbol Conditions MIN. TYP. MAX. Unit
IDD1 Normal operation fXX = 32 MHz (fX = 4 MHz),
peripheral function operating
35 55 mA
IDD2 HALT mode
fXX = 32 MHz (fX = 4 MHz),
peripheral function operating
27 40 mA
IDD3 IDLE1 mode
fXX = 4 MHz (fX = 4 MHz),
PLL off
0.3 0.8 mA
IDD4 IDLE2 mode
fXX = 4 MHz (fX = 4 MHz),
PLL off
0.3 0.8 mA
IDD5 Subclock
operating mode
fXT = 32.768 kHz, main clock,
internal oscillator stopped
50 100
μ
A
IDD6 Sub-IDLE mode
fXT = 32.768 kHz, main clock,
internal oscillator stopped
15 70
μ
A
Subclock stopped,
internal oscillator stopped
6 50
μ
A
Subclock operating,
internal oscillator stopped
10 60
μ
A
Supply currentNote
(mask ROM version)
IDD7 STOP mode
Subclock stopped,
internal oscillator operating
10 60
μ
A
IDD1 Normal operation
fXX = 32 MHz (fX = 4 MHz),
peripheral function operating
50 70 mA
IDD2 HALT mode fXX = 32 MHz (fX = 4 MHz),
peripheral function operating
30 40 mA
IDD3 IDLE1 mode
fXX = 4 MHz (fX = 4 MHz),
PLL off
0.8 1.6 mA
IDD4 IDLE2 mode
fXX = 4 MHz (fX = 4 MHz),
PLL off
0.3 0.8 mA
IDD5 Subclock
operating mode
fXT = 32.768 kHz, main clock,
internal oscillator stopped
300 600
μ
A
IDD6 Sub-IDLE mode
fXT = 32.768 kHz, main clock,
internal oscillator stopped
18 100
μ
A
Subclock stopped, internal
oscillator stopped
7 50
μ
A
Subclock operating, internal
oscillator stopped
10 60
μ
A
IDD7 STOP mode
Subclock stopped, internal
oscillator operating
10 60
μ
A
Supply currentNote
(flash memory version)
IDD8 Flash memory
programming
mode
fXX = 32 MHz (fX = 4 MHz) 55 80 mA
Note Total of VDD, EVDD, and BVDD currents. Current flowing through the output buffers, A/D converter, D/A
converter, and on-chip pull-down resistor is not included.
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1066
32.7 Data Retention Characteristics
(1) In STOP mode
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V)
Parameter Symbol Conditions MIN. TYP. MAX. Unit
Data retention voltage VDDDR STOP mode (all functions
stopped)
1.9 3.6 V
Data retention current IDDDR STOP mode (all functions
stopped)
6 50
μ
A
Supply voltage rise time tRVD 200
μ
s
Supply voltage fall time tFVD 200
μ
s
Supply voltage retention time tHVD After STOP mode setting 0 ms
STOP release signal input time tDREL Note 0 ms
Data retention input voltage, high VIHDR VDD = EVDD = BVDD = VDDDR 0.9VDDDR VDDDR V
Data retention input voltage, low VILDR VDD = EVDD = BVDD = VDDDR 0 0.1VDDDR V
Note V850ES/SG2: After VDD reaches 2.85 V (MIN.)
V850ES/SG2-H: After VDD reaches 3.0 V (MIN.)
Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated
operating range.
t
DREL
t
HVD
t
FVD
t
RVD
STOP release signal inputSTOP mode setting
V
DDDR
V
IHDR
V
IHDR
V
ILDR
V
DD
/EV
DD
/BV
DD
RESET (input)
STOP mode release
interrupt (NMI, etc.)
(Released by falling edge)
STOP mode release
interrupt (NMI, etc.)
(Released by rising edge)
Operating voltage lower limit
<R>
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1067
32.8 AC Characteristics
(1) AC Test Input Measurement Points (VDD, AVREF0, AVREF1, EVDD, BVDD)
VDD
0 V
VIH
VIL
VIH
VIL
Measurement points
(2) AC Test Output Measurement Points
VOH
VOL
VOH
VOL
Measurement points
(3) Load Conditions
DUT
(Device under
measurement) CL = 50 pF
Caution If the load capacitance exceeds 50 pF due to the circuit configuration, bring the load
capacitance of the device to 50 pF or less by inserting a buffer or by some other means.
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1068
32.8.1 CLKOUT output timing
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V)
Parameter Symbol Conditions MIN. MAX. Unit
V850ES/SG2 50 ns 31.25
μ
s Output cycle tCYK <1>
V850ES/SG2-H 31.25 ns 31.25
μ
s
High-level width tWKH <2> tCYK/2 − 10 ns
Low-level width tWKL <3> tCYK/2 − 10 ns
Rise time tKR <4> 10 ns
Fall time tKF <5> 10 ns
Clock Timing
CLKOUT (output)
<1>
<2> <3>
<4> <5>
32.8.2 Bus timing
(1) In multiplexed bus mode
Caution When the V850ES/SG2-H is operated at fXX > 20 MHz, be sure to insert the address hold wait and
the address setup wait.
<R>
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1069
(a) Read/write cycle (CLKOUT asynchronous)
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. MAX. Unit
Address setup time (to ASTB↓) tSAST <6>
(0.5 + tASW)T − 20 ns
Address hold time (from ASTB↓) tHSTA <7> (0.5 + tAHW)T − 15 ns
Note 1 16 ns Delay time from RD↓ to address float tFRDA <8>
Note 2 10 ns
Data input setup time from address tSAID <9>
(2
+
n + t
ASW
+ t
AHW
)T
−
35
ns
Data input setup time from RD↓ tSRID <10> (1 + n)T − 25 ns
Delay time from ASTB↓ to RD, WRm↓ tDSTRDWR <11> (0.5 + tAHW)T − 15 ns
Data input hold time (from RD↑) tHRDID <12> 0 ns
Note 1 (1 + i)T − 15 ns Address output time from RD↑ tDRDA <13>
Note 2 (1 + i)T − 10 ns
Note 1 0.5T − 15 ns Delay time from RD, WRm↑ to ASTB↑ tDRDWRST <14>
Note 2 0.5T − 10 ns
Note 1 (1.5 + i + tASW)T − 15 ns Delay time from RD↑ to ASTB↓ tDRDST <15>
Note 2 (1.5 + i + tASW)T − 10 ns
Note 1 (1 + n)T − 15 ns RD, WRm low-level width tWRDWRL <16>
Note 2 (1 + n)T − 10 ns
Note 1 (1 + i + tASW)T − 15 ns ASTB high-level width tWSTH <17>
Note 2 (1 + i + tASW)T − 10 ns
Data output time from WRm↓ tDWROD <18> 15 ns
Data output setup time (to WRm↑) tSODWR <19> (1 + n)T − 20 ns
Data output hold time (from WRm↑) tHWROD <20> T − 15 ns
tSAWT1 <21> n ≥ 1 (1.5 + tASW + tAHW)T − 35 ns WAIT setup time (to address)
tSAWT2 <22>
(1.5
+
n + t
ASW
+ t
AHW
)T
−
35
ns
tHAWT1 <23> n ≥ 1 (0.5 + n + tASW + tAHW)T ns WAIT hold time (from address)
tHAWT2 <24> (1.5 + n + tASW + tAHW)T ns
tSSTWT1 <25> n ≥ 1 (1 + tAHW)T − 25 ns WAIT setup time (to ASTB↓)
tSSTWT2 <26> (1 + n + tAHW)T − 25 ns
tHSTWT1 <27> n ≥ 1 (n + tAHW)T ns WAIT hold time (from ASTB↓)
tHSTWT2 <28> (1 + n + tAHW)T ns
Notes 1. V850ES/SG2
2. V850ES/SG2-H
Remarks 1. tASW: Number of address setup wait clocks
t
AHW: Number of address hold wait clocks
2. T = 1/fCPU (fCPU: CPU operating clock frequency)
3. n: Number of wait clocks inserted in the bus cycle
The sampling timing changes when a programmable wait is inserted.
4. m = 0, 1
5. i: Number of idle states inserted after a read cycle (0 or 1)
6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.
<R>
<R>
<R>
<R>
<R>
<R>
<R>
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1070
Read Cycle (CLKOUT Asynchronous): In Multiplexed Bus Mode
CLKOUT (output)
A16 to A21 (output)
AD0 to AD15 (I/O)
ASTB (output)
RD (output)
WAIT (input)
T1 T2 TW T3
DataAddress Hi-Z
<6> <7>
<17>
<9>
<12>
<14>
<10><11>
<25>
<27>
<26>
<28>
<21>
<23>
<22>
<24>
<16>
<8> <13>
<15>
Remark WR0 and WR1 are high level.
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1071
Write Cycle (CLKOUT Asynchronous): In Multiplexed Bus Mode
CLKOUT (output)
AD0 to AD15 (I/O)
ASTB (output)
WR0, WR1
(output)
WAIT (input)
T1 T2 TW T3
DataAddress
<25>
<27>
<26>
<28>
<21>
<23>
<22>
<24>
<6>
<17>
<7>
<14>
<20><19>
<16>
<11>
<18>
A16 to A21 (output)
Remark RD is high level.
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1072
(b) Read/write cycle (CLKOUT synchronous): In multiplexed bus mode
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. MAX. Unit
Delay time from CLKOUT↑ to address tDKA <29> 0 25 ns
Delay time from CLKOUT↑ to address
float
tFKA <30> 0 19 ns
Delay time from CLKOUT↓ to ASTB tDKST <31> −12 7 ns
Delay time from CLKOUT↑ to RD, WRm tDKRDWR <32> −5 14 ns
Data input setup time (to CLKOUT↑) tSIDK <33> 15 ns
Data input hold time (from CLKOUT↑) tHKID <34> 5 ns
Data output delay time from CLKOUT↑ tDKOD <35> 19 ns
WAIT setup time (to CLKOUT↓) tSWTK <36> 20 ns
WAIT hold time (from CLKOUT↓) tHKWT <37> 5 ns
Remarks 1. m = 0, 1
2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.
Read Cycle (CLKOUT Synchronous): In Multiplexed Bus Mode
CLKOUT (output)
A16 to A21 (output)
AD0 to AD15 (I/O)
ASTB (output)
RD (output)
WAIT (input)
T1 T2 TW T3
DataAddress Hi-Z
<29>
<31>
<32>
<30>
<31>
<32>
<36>
<36>
<37> <37>
<33> <34>
Remark WR0 and WR1 are high level.
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1073
Write Cycle (CLKOUT Synchronous): In Multiplexed Bus Mode
CLKOUT (output)
AD0 to AD15 (I/O)
ASTB (output)
WR0, WR1 (output)
WAIT (input)
T1 T2 TW T3
DataAddress
<29>
<31>
<32> <32>
<37>
<37> <36>
<36>
<31>
<35>
A16 to A21 (output)
Remark RD is high level.
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1074
(2) In separate bus mode
Cautions 1. When the V850ES/SG2-H is operated at fXX > 20 MHz, be sure to insert an address hold wait
and an address setup wait.
2. When the V850ES/SG2-H is operated at fXX > 20 MHz, be sure to insert at least one data wait.
(a) Read cycle (CLKOUT asynchronous): In separate bus mode
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. MAX. Unit
V850ES/SG2 (0.5 + tASW)T − 23 ns Address setup time (to RD↓) tSARD <38>
V850ES/SG2-H (0.5 + tASW)T − 25 ns
Address hold time (from RD↑) tHARD <39>
iT + 1 ns
RD low-level width tWRDL <40> (1.5 + n + tAHW)T − 10 ns
Data setup time (to RD↑) tSISD <41> 23 ns
Data hold time (from RD↑) tHISD <42> 0 ns
Data setup time (to address) tSAID <43> (2 + n + tASW + tAHW)T − 40 ns
tSRDWT1 <44> (0.5 + tAHW)T − 25 ns WAIT setup time (to RD↓)
tSRDWT2 <45> (0.5 + n + tAHW)T − 25 ns
tHRDWT1 <46> (n − 0.5 + tAHW)T ns WAIT hold time (from RD↓)
tHRDWT2 <47> (n + 0.5 + tAHW)T ns
tSAWT1 <48> (1 + tASW + tAHW)T − 45 ns WAIT setup time (to address)
tSAWT2 <49> (1 + n + tASW + tAHW)T − 45 ns
tHAWT1 <50> (n + tASW + tAHW)T ns WAIT hold time (from address)
tHAWT2 <51> (1 + n + tASW + tAHW)T ns
Remarks 1. t
ASW: Number of address setup wait clocks
t
AHW: Number of address hold wait clocks
2. T = 1/fCPU (fCPU: CPU operating clock frequency)
3. n: Number of wait clocks inserted in the bus cycle
The sampling timing changes when a programmable wait is inserted
4. i: Number of idle states inserted after a read cycle (0 or 1)
5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.
<R>
<R>
<R>
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1075
Read Cycle (CLKOUT Asynchronous): In Separate Bus Mode
CLKOUT
(output)
T1
<43>
Hi-Z Hi-Z
<38>
<40>
<47>
<45>
<46>
<44>
<48>
<50>
<49>
<51>
<42>
<41>
<39>
TW T2
RD
(output)
A0 to A21
(output)
AD0 to AD15
(I/O)
WAIT
(input)
Remark WR0 and WR1 are high level.
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1076
(b) Write cycle (CLKOUT asynchronous): In separate bus mode
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. MAX. Unit
V850ES/SG2 (1 + tASW + tAHW)T − 23 ns Address setup time (to WRm↓) tSAWR <52>
V850ES/SG2-H (1 + tASW + tAHW)T − 25 ns
Address hold time (from WRm↑) tHAWR <53>
0.5T − 10 ns
WRm low-level width tWWRL <54> (0.5 + n)T − 10 ns
Data output time from WRm↓ tDOSDW <55> −5 ns
Data setup time (to WRm↑) tSOSDW <56> (0.5 + n)T − 20 ns
Data hold time (from WRm↑) tHOSDW <57> 0.5T − 10 ns
Data setup time (to address) tSAOD <58> (1 + tASW + tAHW)T − 25 ns
tSWRWT1 <59> 22 ns WAIT setup time (to WRm↓)
tSWRWT2 <60> nT − 22 ns
tHWRWT1 <61> 0 ns WAIT hold time (from WRm↓)
tHWRWT2 <62> nT ns
tSAWT1 <63> (1 + tASW + tAHW)T − 45 ns WAIT setup time (to address)
tSAWT2 <64> (1 + n + tASW + tAHW)T − 45 ns
tHAWT1 <65> (n + tASW + tAHW)T ns WAIT hold time (from address)
tHAWT2 <66> (1 + n + tASW + tAHW)T ns
Remarks 1. m = 0, 1
2. t
ASW: Number of address setup wait clocks
t
AHW: Number of address hold wait clocks
3. T = 1/fCPU (fCPU: CPU operating clock frequency)
4. n: Number of wait clocks inserted in the bus cycle
The sampling timing changes when a programmable wait is inserted.
5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1077
Write Cycle (CLKOUT Asynchronous): In Separate Bus Mode
CLKOUT
(output)
T1
<58>
<52>
<55>
<54>
<62>
<60>
<61><59>
<63>
<65>
<64>
<66>
<57>
<56>
<53>
TW T2
WR0, WR1
(output)
A0 to A21
(output)
AD0 to AD15
(I/O)
WAIT
(input)
Hi-Z Hi-Z
Remark RD is high level.
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1078
(c) Read cycle (CLKOUT synchronous): In separate bus mode
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. MAX. Unit
V850ES/SG2 2 25 ns Delay time from CLKOUT↑ to address tDKSA <67>
V850ES/SG2-H 2 27 ns
Data input setup time (to CLKOUT↑) tSISDK <68> 20 ns
Data input hold time (from CLKOUT↑) tHKISD <69> 0 ns
V850ES/SG2 −2 12 ns Delay time from CLKOUT↓↑ to RD tDKSR <70>
V850ES/SG2-H −2 14 ns
WAIT setup time (to CLKOUT↑) tSWTK <71> 20 ns
WAIT hold time (from CLKOUT↑) tHKWT <72> 0 ns
Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.
Read Cycle (CLKOUT Synchronous, 1 Wait): In Separate Bus Mode
CLKOUT
(output)
T1
<70>
<71> <72> <71> <72>
<67>
<70>
<68> <69>
Hi-ZHi-Z
TW T2
RD
(output)
A0 to A21
(output)
AD0 to AD15
(I/O)
WAIT
(input)
<67>
Remark WR0 and WR1 are high level.
<R>
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1079
(d) Write cycle (CLKOUT synchronous): In separate bus mode
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. MAX. Unit
V850ES/SG2 2 25 ns Delay time from CLKOUT↑ to address tDKSA <73>
V850ES/SG2-H 2 27 ns
Delay time from CLKOUT↑ to data output tDKSD <74> 2 15 ns
V850ES/SG2 −2 12 ns Delay time from CLKOUT↑↓ to WRm tDKSW <75>
V850ES/SG2-H −2 14 ns
WAIT setup time (to CLKOUT↑) tSWTK <76> 20 ns
WAIT hold time (from CLKOUT↑) tHKWT <77> 0 ns
Remarks 1. m = 0, 1
2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.
Write Cycle (CLKOUT Synchronous): In Separate Bus Mode
CLKOUT
(output)
T1
<74>
<75>
<77><76>
<75>
TW T2
WR0, WR1
(output)
A0 to A21
(output)
AD0 to AD15
(I/O)
WAIT
(input)
<73> <73>
<77><76>
<74>
Hi-Z Hi-Z
Remark RD is high level.
<R>
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1080
(3) Bus hold
(a) CLKOUT asynchronous
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. MAX. Unit
HLDRQ high-level width tWHQH <78> T + 10 ns
HLDAK low-level width tWHAL <79> T − 15 ns
V850ES/SG2 −3 ns Delay time from HLDAK↑ to bus output tDHAC <80>
V850ES/SG2-H −5 ns
Delay time from HLDRQ↓ to HLDAK↓ tDHQHA1 <81> (2n + 7.5)T + 25 ns
Delay time from HLDRQ↑ to HLDAK↑ tDHQHA2 <82> 0.5T 1.5T + 25 ns
Remarks 1. T = 1/fCPU (fCPU: CPU operating clock frequency)
2. n: Number of wait clocks inserted in the bus cycle
The sampling timing changes when a programmable wait is inserted.
3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.
Bus Hold (CLKOUT Asynchronous)
CLKOUT (output)
HLDRQ (input)
HLDAK (output)
Address bus (output)
Data bus (I/O)
TH TH THTI TI
Hi-Z
ASTB (output)
RD (output),
WR0, WR1 (output)
Hi-Z
Hi-Z
<78>
<82>
<79> <80>
<81>
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1081
(b) CLKOUT synchronous
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. MAX. Unit
HLDRQ setup time (to CLKOUT↓) tSHQK <83> 20 ns
HLDRQ hold time (from CLKOUT↓) tHKHQ <84> 5 ns
Delay time from CLKOUT↑ to bus float tDKF <85> 19 ns
Delay time from CLKOUT↑ to HLDAK tDKHA <86> 19 ns
Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.
Bus Hold (CLKOUT Synchronous)
CLKOUT (output)
HLDRQ (input)
HLDAK (output)
Address bus (output)
Data bus (I/O)
TH TH THT2 T3 TI TI
Hi-Z
ASTB (output)
RD (output),
WR0, WR1 (output)
Hi-Z
Hi-Z
<83> <83>
<86><86>
<84>
<85>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1082
32.9 Basic Operation
(1) Power on/power off/reset timing
(TA = −40 to +85°C, VSS = AVSS = BVSS = EVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. MAX. Unit
EVDD↑ → VDD↑ tREL <87> 0 ns
EVDD↑ → BVDD↑ tREB <88> 0 tREL ns
EVDD↑ → AVREF0, AVREF1↑ tREA <89> 0 tREL ns
EVDD↑ → RESET↑ tRER <90> 500 + tREGNote ns
Analog noise elimination (during flash
erase/writing)
500 ns
RESET low-level width tWRSL <91>
Analog noise elimination 500 ns
RESET↓ → VDD↓ tFRE <92> 500 ns
VDD↓ → EVDD↓ tFEL <93> 0
ns
BVDD↓ → EVDD↓ tFEB <94> 0 tFEL ns
AVREF0, AVREF1↓ → EVDD↓ tFEA <95> 0 tFEL ns
Note Depends on the on-chip regulator characteristics.
V
DD
EV
DD
BV
DD
V
I
V
I
V
I
V
I
AV
REF0
, AV
REF0
RESET (input)
<88>
<87>
<90> <92><91>
<89>
<94>
<93>
<95>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1083
(2) Interrupt, FLMD0 pin timing
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. MAX. Unit
NMI high-level width tWNIH Analog noise elimination 500 ns
NMI low-level width tWNIL Analog noise elimination 500 ns
n = 0 to 7 (Analog noise elimination) 500 ns INTPnNote high-level width tWITH
n = 3 (Digital noise elimination) 3TSMP + 20 ns
n = 0 to 7 (Analog noise elimination) 500 ns INTPnNote low-level width tWITL
n = 3 (Digital noise elimination) 3TSMP + 20 ns
FLMD0 high-level width tWMDH 500 ns
FLMD0 low-level width tWMDL 500 ns
Note The DRST pin has the same characteristics as the INTP2 pin.
Remark TSMP: Noise elimination sampling clock cycle
(3) Key return timing
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. MAX. Unit
KRn high-level width tWKRH Analog noise elimination 500 ns
KRn low-level width tWKRL Analog noise elimination 500 ns
Remark n = 0 to 7
(4) Timer timing
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. MAX. Unit
TI high-level width tTIH 2T + 20 ns
TI low-level width tTIL
TIP00, TIP01, TIP10, TIP11, TIP20, TIP21,
TIP30, TIP31, TIP40, TIP41, TIP50, TIP51,
TIQ00 to TIQ03
2T + 20 ns
Remark T = 1/fXX
(5) UART timing
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. MAX. Unit
Transmit rate 312.5 kbps
ASCK0 cycle time 10 MHz
<R>
<R>
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1084
(6) CSIB timing
(a) Master mode
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. MAX. Unit
SCKBn cycle time tKCY1 <96> 125 ns
SCKBn high-/low-level width tKH1,
tKL1
<97> tKCY1/2 − 5 ns
SIBn setup time (to SCKBn↑) tSIK1 <98> 30 ns
SIBn hold time (from SCKBn↑) tKSI1 <99> 30 ns
Delay time from SCKBn↓ to SOBn output tKSO1 <100> 30 ns
Remark n = 0 to 4
(b) Slave mode
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. MAX. Unit
SCKBn cycle time tKCY2 <96> 125 ns
SCKBn high-/low-level width tKH2,
tKL2
<97> 57.5 ns
SIBn setup time (to SCKBn↑) tSIK2 <98> 30 ns
SIBn hold time (from SCKBn↑) tKSI2 <99> 30 ns
V850ES/SG2 30 ns Delay time from SCKBn↓ to SOBn output
tKSO2 <100>
V850ES/SG2-H 35 ns
Remark n = 0 to 4
SOBn (output)
Input data
Output data
SIBn (input)
SCKBn (I/O)
<96>
<97> <97>
<98>
<99>
<100>
Hi-Z Hi-Z
Remark n = 0 to 4
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1085
(7) I2C bus mode (I2C bus versions (Y products) only)
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Normal Mode High-Speed Mode Parameter Symbol
MIN. MAX. MIN. MAX.
Unit
SCL0n clock frequency fCLK 0 100 0 400 kHz
Bus free time
(Between start and stop conditions)
tBUF <101> 4.7 − 1.3 −
μ
s
Hold timeNote 1 tHD: STA <102> 4.0 − 0.6 −
μ
s
SCL0n clock low-level width tLOW <103> 4.7 − 1.3 −
μ
s
SCL0n clock high-level width tHIGH <104> 4.0 − 0.6 −
μ
s
Setup time for start/restart conditions tSU: STA <105> 4.7 − 0.6 −
μ
s
CBUS compatible
master
5.0 − − −
μ
s Data hold time
I2C mode
tHD: DAT <106>
0Note 2 − 0Note 2 0.9Note 3
μ
s
Data setup time tSU: DAT <107> 250 − 100Note 4 − ns
SDA0n and SCL0n signal rise time tR <108> − 1000 20 + 0.1CbNote 5 300 ns
SDA0n and SCL0n signal fall time tF <109> − 300 20 + 0.1Cb Note 5 300 ns
Stop condition setup time tSU: STO <110> 4.0 − 0.6 −
μ
s
Pulse width of spike suppressed by
input filter
tSP <111> − − 0 50 ns
Capacitance load of each bus line Cb − 400 − 400 pF
Notes 1. At the start condition, the first clock pulse is generated after the hold time.
2. The system requires a minimum of 300 ns hold time internally for the SDA0n signal (at VIHmin. of SCL0n
signal) in order to occupy the undefined area at the falling edge of SCL0n.
3. If the system does not extend the SCL0n signal low hold time (tLOW), only the maximum data hold time
(tHD:DAT) needs to be satisfied.
4. The high-speed mode I2C bus can be used in the normal-mode I2C bus system. In this case, set the
high-speed mode I2C bus so that it meets the following conditions.
• If the system does not extend the SCL0n signal’s low state hold time:
t
SU:DAT ≥ 250 ns
• If the system extends the SCL0n signal’s low state hold time:
Transmit the following data bit to the SDA0n line prior to the SCL0n line release (tRmax. + tSU:DAT = 1,000
+ 250 = 1,250 ns: Normal mode I2C bus specification).
5. Cb: Total capacitance of one bus line (unit: pF)
Remark n = 0 to 2
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1086
Stop
condition
Start
condition
Restart
condition
Stop
condition
SCL0n (I/O)
SDA0n (I/O)
<103>
<109>
<109><108>
<108> <106> <107> <105>
<102>
<101>
<102> <111> <110>
<104>
Remark n = 0 to 2
(8) IEBus controller (products with IEBus controller only)
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. TYP. MAX. Unit
5.91 6.00Note 6.09 MHz IEBus system clock frequency fS Communication mode: Modes 1, 2
6.20 6.29Note 6.38 MHz
Note IEBus system clock frequencies 6.0 MHz and 6.29 MHz cannot be used together.
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1087
(9) CAN timing (products with CAN controller only)
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. MAX. Unit
Transmit rate 1 Mbps
Internal delay time tNODE 100 ns
CAN internal clock (f
CAN
)
CTXD0 pin
(transmit data)
CRXD0 pin
(receive data)
t
OUTPUT
t
INPUT
Remark CAN internal clock (fCAN): CAN baud rate clock
Internal delay time (tNODE) = Internal transmission delay time (tOUTPUT) + Internal reception delay time (tINPUT)
CAN controller
V850ES/SG2, V850ES/SG2-H
Internal transmission
delay time
(t
OUTPUT
)
CTXD0 pin
CRXD0 pin
Internal reception
delay time
(t
INPUT
)
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1088
(10) A/D converter
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, 3.0 V ≤ AVREF0 ≤ 3.6 V, VSS = EVSS = BVSS = AVSS = 0 V, CL
= 50 pF)
Parameter Symbol Conditions MIN. TYP. MAX. Unit
Resolution 10 bit
Overall errorNote
3.0 ≤ AVREF0 ≤ 3.6 V ±0.6 %FSR
Conversion time tCONV 2.6 24
μ
s
Zero scale error ±0.5 %FSR
Full scale error ±0.5 %FSR
Non-linearity error ±4.0 LSB
Differential linearity error ±4.0 LSB
Analog input voltage VIAN AVSS AVREF0 V
Reference voltage AVREF0 3.0 3.6 V
Normal conversion mode 3 6.5 mA
High-speed conversion mode 4 10 mA
AVREF0 current AIREF0
When A/D converter unused 5
μ
A
Note Excluding quantization error (±0.05 %FSR).
Caution Do not set (read/write) alternate-function ports during A/D conversion; otherwise the conversion
resolution may be degraded.
Remark LSB: Least Significant Bit
FSR: Full Scale Range
(11) D/A Converter
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, 3.0 V ≤ AVREF1 ≤ 3.6 V, VSS = EVSS = BVSS = AVSS = 0 V, CL
= 50 pF)
Parameter Symbol Conditions MIN. TYP. MAX. Unit
Resolution
8 bit
Overall errorNote 1 R = 2 MΩ
±1.2 %FSR
Settling time C = 20 pF
3
μ
s
Output resistor RO Output data 55H 3.5 kΩ
Reference voltage AVREF1 3.0 3.6 V
D/A conversion operating 1 2.5 mA AVREF1 currentNote 2 AIREF1
D/A conversion stopped
5
μ
A
Notes 1. Excluding quantization error (±0.5 LSB).
2. Value of 1 channel of D/A converter
Remark R is the output pin load resistance and C is the output pin load capacitance.
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1089
(12) LVI circuit specification (V850ES/SG2 only)
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. TYP. MAX. Unit
Detection voltage VLVI0 2.85 3.0 3.15 V
Response timeNote tLD After VDD reaches VLVI0/VLVI1
(MAX.), or
After VDD drops to VLVI0/VLVI1
(MAX.)
0.2 2.0 ms
Minimum pulse width tLW 0.2 ms
Reference voltage stabilization
waiting time
tLWAIT After VDD reaches 2.85 V (MIN.) 0.1 0.2 ms
Note Time required to detect the detection voltage and output the interrupt or reset signal.
t
LWAIT
t
LW
t
LD
t
LD
LVION bit = 0 → 1
Supply voltage
(V
DD
)
Time
Detection voltage (MIN.)
Operating voltage (MIN.)
Detection voltage (TYP.)
Detection voltage (MAX.)
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1090
(13) RAM retention detection
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
Parameter Symbol Conditions MIN. TYP. MAX. Unit
Detection voltage VRAMH 1.9 2.0 2.1 V
Supply voltage rise time tRAMHTH VDD = 0 to 2.85 V (V850ES/SG2)
VDD = 0 to 3.0 V (V850ES/SG2-H)
0.002 ms
Response timeNote tRAMHD After VDD reaches 2.1 V 0.2 2.0 ms
Minimum pulse width tRAMHW 0.2
ms
Note Time required to detect the detection voltage and set the RAMS.RAMF bit.
Supply voltage
(VDD)
Time
Detection voltage (MIN.)
Operating voltage (MIN.)
Detection voltage (TYP.)
Detection voltage (MAX.)
tRAMHW tRAMHDtRAMHD
tRAMHTH
RAMS.RAMF bit
Cleared by instruction
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1091
32.10 Flash Memory Programming Characteristics
(TA = −40 to +85°C, BVDD ≤ VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)
(1) Basic characteristics
Parameter Symbol Conditions MIN. TYP. MAX. Unit
V850ES/SG2 2.5 20 MHz Operating frequency fCPU
V850ES/SG2-H 2.5 32 MHz
V850ES/SG2 2.85 3.6 V Supply voltage VDD
V850ES/SG2-H 3.0 3.6 V
Number of rewrites CWRT
100 times
Programming temperature tPRG −40 +85 °C
(2) Serial write operation characteristics
Parameter Symbol Conditions MIN. TYP. MAX. Unit
FLMD0, FLMD1 setup time tMDSET 2 3,000 ms
FLMD0 count start time from RESET↑ tRFCF fX = 2.5 to 10 MHz
(V850ES/SG2)
fX = 2.5 to 8 MHz
(V850ES/SG2-H)
17,855/fX+
α
s
FLMD0 counter high-level width/
low-level width
tCH/tCL 10 100
μ
s
FLMD0 counter rise time/fall time tR/tF 50 ns
Remark α = oscillation stabilization time
Flash write mode setup timing
V
DD
FLMD1
0 V
V
DD
RESET (input)
0 V
V
DD
FLMD0
0 V t
RFCF
t
CL
t
F
t
R
t
CH
t
MDSET
<R>
<R>
<R>
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD
1092
(3) Programming characteristics
(a) V850ES/SG2
Parameter Symbol Conditions MIN. TYP. MAX. Unit
Note 1 304 ms
Note 2 1,405 ms
Block erase time fXX = 20 MHz
Note 3 3,057 ms
Write time per 256 bytes fXX = 20 MHz 8.1 ms
Note 1 20 ms
Note 2 141 ms
Block internal verify time fXX = 20 MHz
Note 3 322 ms
Note 1 9.2 ms
Note 2 64 ms
Block blank check time fXX = 20 MHz
Note 3 147 ms
Flash memory information
setting time
f
XX = 20 MHz
1.0 ms
Notes 1. Block size = 4 KB
2. Block size = 28 KB
3. Block size = 64 KB
Caution When writing initially to shipped products, it is counted as one rewrite for both “erase to write”
and “write only”.
Example (P: Write, E: Erase)
Shipped product⎯⎯→ P → E → P → E → P: 3 rewrites
Shipped product→ E → P → E → P → E → P: 3 rewrites
CHAPTER 32 ELECTRICAL SPECIFICATIONS
User’s Manual U16541EJ5V1UD 1093
(b) V850ES/SG2-H
Parameter Symbol Conditions MIN. TYP. MAX. Unit
Note 1 651.3 ms
Note 2 3,081.9 ms
Block erase time fXX = 32 MHz
Note 3 6,727.7 ms
Write time per 256 bytes fXX = 32 MHz 8.7 ms
Note 1 49.0 ms
Note 2 342.9 ms
Block internal verify time fXX = 32 MHz
Note 3 783.9 ms
Note 1 22.7 ms
Note 2 159.2 ms
Block blank check time fXX = 32 MHz
Note 3 364.0 ms
Flash memory information
setting time
f
XX = 32 MHz 1.1 ms
Notes 1. Block size = 8 KB
2. Block size = 56 KB
3. Block size = 128 KB
Caution When writing initially to shipped products, it is counted as one rewrite for both “erase to write”
and “write only”.
Example (P: Write, E: Erase)
Shipped product⎯⎯→ P → E → P → E → P: 3 rewrites
Shipped product→ E → P → E → P → E → P: 3 rewrites
<R>
User’s Manual U16541EJ5V1UD
1094
CHAPTER 33 PACKAGE DRAWINGS
100-PIN PLASTIC QFP (14x20)
HI J
detail of lead end
M
C D
A
B
Q
R
K
M
L
P
S
SN
G
F
NOTE
Each lead centerline is located within 0.13 mm of
its true position (T.P.) at maximum material condition.
ITEM MILLIMETERS
A
B
D
G
23.2±0.2
20.0±0.2
0.13
0.575
I
17.2±0.2
J
C 14.0±0.2
0.65 (T.P.)
K1.6±0.2
L0.8±0.2
F 0.825
S100GF-65-JBT-2
N
P
Q
0.10
2.7±0.1
0.125±0.075
S 3.0 MAX.
M 0.17+0.06
−0.05
R3°+7°
−3°
H 0.32+0.08
−0.07
80
81 51
50
30
31
100
1
S
CHAPTER 33 PACKAGE DRAWINGS
User’s Manual U16541EJ5V1UD 1095
100-PIN PLASTIC LQFP (FINE PITCH) (14x14)
NOTE
Each lead centerline is located within 0.08 mm of
its true position (T.P.) at maximum material condition.
ITEM MILLIMETERS
A
B
D
G
16.00±0.20
14.00±0.20
0.50 (T.P.)
1.00
J
16.00±0.20
K
C 14.00±0.20
I 0.08
1.00±0.20
L0.50±0.20
F 1.00
N
P
Q
0.08
1.40±0.05
0.10±0.05
S100GC-50-8EU, 8EA-2
S 1.60 MAX.
H 0.22+0.05
−0.04
M 0.17+0.03
−0.07
R3°+7°
−3°
125
26
50
100
76
75 51
S
SN
J
detail of lead end
C D
A
B
R
K
M
L
P
I
S
Q
G
F
M
H
User’s Manual U16541EJ5V1UD
1096
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS
These products should be soldered and mounted under the following recommended conditions.
For technical information, see the following website.
Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)
Table 34-1. Surface Mounting Type Soldering Conditions (1/2)
(1) 100-pin plastic LQFP (fine pitch) (14 × 14)
μ
PD703260GC-xxx-8EA, 703260YGC-xxx-8EA, 703261GC-xxx-8EA, 703261YGC-xxx-8EA,
703262GC-xxx-8EA, 703262YGC-xxx-8EA, 703263GC-xxx-8EA, 703263YGC-xxx-8EA, 703270GC-xxx-8EA,
703270YGC-xxx-8EA, 703271GC-xxx-8EA, 703271YGC-xxx-8EA, 703272GC-xxx-8EA, 703272YGC-xxx-8EA,
703273GC-xxx-8EA, 703273YGC-xxx-8EA, 703280GC-xxx-8EA, 703280YGC-xxx-8EA, 703281GC-xxx-8EA,
703281YGC-xxx-8EA, 703282GC-xxx-8EA, 703282YGC-xxx-8EA, 703283GC-xxx-8EA, 703283YGC-xxx-8EA,
70F3261GC-8EA, 70F3261YGC-8EA, 70F3263GC-8EA, 70F3263YGC-8EA, 70F3271GC-8EA,
70F3271YGC-8EA, 70F3273GC-8EA, 70F3273YGC-8EA, 70F3281GC-8EA, 70F3281YGC-8EA,
70F3283GC-8EA, 70F3283YGC-8EA, 703262HYGC-xxx-8EA-A, 703263HYGC-xxx-8EA-A,
703272HYGC-xxx-8EA-A, 703273HYGC-xxx-8EA-A, 703282HYGC-xxx-8EA-A, 703283HYGC-xxx-8EA-A,
70F3263HYGC-8EA-A, 70F3273HYGC-8EA-A, 70F3283HYGC-8EA-A
Soldering Method Soldering Conditions Recommended
Condition Symbol
Infrared reflow Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or
higher), Count: 3 times or less, Exposure limit: 7 daysNote
(after that, prebake at
125°C for 20 to 72 hours)
IR60-207-3
Partial heating Pin temperature: 350°C max., Time: 3 seconds max. (per pin row) −
Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.
Caution Do not use different soldering methods together (except for partial heating).
Remarks 1. The V850ES/SG2 and V850ES/SG2-H are lead-free products.
2. For soldering methods and conditions other than those recommended above, please contact an NEC
Electronics sales representative.
<R>
CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS
User’s Manual U16541EJ5V1UD 1097
Table 34-1. Surface Mounting Type Soldering Conditions (2/2)
(2) 100-pin plastic QFP (14 × 20)
μ
PD703260GF-xxx-JBT, 703260YGF-xxx-JBT, 703261GF-xxx-JBT, 703261YGF-xxx-JBT, 703270GF-xxx-JBT,
703270YGF-xxx-JBT, 703271GF-xxx-JBT, 703271YGF-xxx-JBT, 70F3261GF-JBT, 70F3261YGF-JBT,
70F3271GF-JBT, 70F3271YGF-JBT
Soldering Method Soldering Conditions Recommended
Condition Symbol
Infrared reflow Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count:
3 times or less, Exposure limit: 7 daysNote
(after that, prebake at 125°C for 20 to 72
hours)
IR60-207-3
Wave soldering For details, contact an NEC Electronics sales representative. −
Partial heating Pin temperature: 350°C max., Time: 3 seconds max. (per pin row) −
Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.
Caution Do not use different soldering methods together (except for partial heating).
Remarks 1. The V850ES/SG2 is a lead-free product.
2. For soldering methods and conditions other than those recommended above, please contact an NEC
Electronics sales representative.
User’s Manual U16541EJ5V1UD
1098
APPENDIX A DEVELOPMENT TOOLS
The following development tools are available for the development of systems that employ the V850ES/SG2 or
V850ES/SG2-H.
Figure A-1 shows the development tool configuration.
• Support for PC98-NX series
Unless otherwise specified, products supported by IBM PC/ATTM compatibles are compatible with PC98-NX
series computers. When using PC98-NX series computers, refer to the explanation for IBM PC/AT compatibles.
• WindowsTM
Unless otherwise specified, “Windows” means the following OSs.
• Windows 98
• Windows 2000
• Windows Me
• Windows XP
• Windows NTTM Ver. 4.0
<R>
APPENDIX A DEVELOPMENT TOOLS
User’s Manual U16541EJ5V1UD 1099
Figure A-1. Development Tool Configuration (1/4)
(1) When using in-circuit emulator IE-V850ES-G1
Language processing software
• C compiler package
• Device file
Debugging software
• Integrated debugger
• System simulator
Host machine (PC or EWS)
Interface adapter
In-circuit emulator
(IE-V850ES-G1)Note 2
Conversion socket or
conversion adapter
Target system
Flash memory
programmer
Flash memory
write adapter
Flash memory
•Project manager
(Windows only)Note 1
Software package
Control software
Embedded software
• Real-time OS
• Network library
• File system
Power supply unit
Flash memory write environment
Notes 1. The project manager PM+ is included in the C compiler package.
The PM+ is only used for Windows.
2. Products other than in-circuit emulator IE-V850ES-G1 are all sold separately.
APPENDIX A DEVELOPMENT TOOLS
User’s Manual U16541EJ5V1UD
1100
Figure A-1. Development Tool Configuration (2/4)
(2) When using IECUBE® QB-V850ESSX2
Language processing software
• C compiler package
• Device file
Debugging software
• Integrated debugger
• System simulator
Host machine (PC or EWS)
USB interface cable
In-circuit emulator
(QB-V850ESKX1H)
Note 2
Conversion socket or
conversion adapter
Target system
Flash memory
write adapter
Flash memory
•Project manager
(Windows only)
Note 1
Software package
Control software
Embedded software
• Real-time OS
• Network library
• File system
Power supply unit
Flash memory write environment
Flash memory
programmer
Notes 1. The project manager PM+ is included in the C compiler package.
The PM+ is only used for Windows.
2. In-circuit emulator QB-V850ESSX2 is supplied with integrated debugger ID850QB, a simple
programmer PG-FPL, power supply unit, and USB interface cable. Any other products are sold
separately.
APPENDIX A DEVELOPMENT TOOLS
User’s Manual U16541EJ5V1UD 1101
Figure A-1. Development Tool Configuration (3/4)
(3) When using on-chip debug emulator IE-V850E1-CD-NW
Language processing software
• C compiler package
• Device file
Debugging software
• Integrated debugger
• System simulator
Host machine
(PC or EWS)
Interface adapterNote 2
On-chip debug emulator
(IE-V850E1-CD-NW)Note 3
Target device (N-Wire interface)
Target connector
Connector conversion board
Target system
Flash memory
write adapter
Flash memory
•Project manager
(Windows only)Note 1
Software package
Control software
Embedded software
• Real-time OS
• Network library
• File system
Flash memory write environment
Flash memory
programmer
Notes 1. The project manager PM+ is included in the C compiler package.
The PM+ is only used for Windows.
2. The IE-V850E1-CD-NW supports only the PCMCIA card interface.
3. The IE-V850E1-CD-NW is supplied with an ID850QB, IE connection cable, IE connector, and
connector conversion board. All other products are sold separately.
<R>
APPENDIX A DEVELOPMENT TOOLS
User’s Manual U16541EJ5V1UD
1102
Figure A-1. Development Tool Configuration (4/4)
(4) When using MINICUBE® QB-V850MINI
Language processing software
• C compiler package
• Device file
Debugging software
• Integrated debugger
• System simulator
Host machine
(PC or EWS)
USB interface cable
Note 2
On-chip debug emulator
(QB-V850MINI)
Note 3
OCD cable
Target device (N-Wire interface)
Target connector
Connector conversion board
Target system
Flash memory
write adapter
Flash memory
•Project manager
(Windows only)
Note 1
Software package
Control software
Embedded software
• Real-time OS
• Network library
• File system
Flash memory write environment
Flash memory
programmer
Notes 1. The project manager PM+ is included in the C compiler package.
The PM+ is only used for Windows.
2. The QB-V850MINI supports the USB interface.
3. The QB-V850MINI is supplied with a KEL connector and KEL adapter as target connectors and
connector conversion board in addition to an ID850QB, USB interface cable, and OCD cable. All
other target connectors are sold separately.
<R>
APPENDIX A DEVELOPMENT TOOLS
User’s Manual U16541EJ5V1UD 1103
A.1 Software Package
Development tools (software) common to the V850 microcontroller are combined in this
package.
SP850
V850 microcontroller software
package Part number:
μ
S××××SP850
Remark ×××× in the part number differs depending on the host machine and OS used.
μ
S××××SP850
×××× Host Machine OS Supply Medium
AB17 Windows (Japanese version)
BB17
PC-9800 series,
IBM PC/AT compatibles Windows (English version)
CD-ROM
A.2 Language Processing Software
This compiler converts programs written in C language into object codes executable with
a microcontroller. This compiler is started from project manager PM+.
CA850
C compiler package
Part number:
μ
S××××CA703000
DF703283/DF703283HNote
Device file
This file contains information peculiar to the device.
This device file should be used in combination with a tool (CA850 or ID850).
The corresponding OS and host machine differ depending on the tool to be used.
Note V850ES/SG2: DF703283
V850ES/SG2-H: DF703283H
Remark ×××× in the part number differs depending on the host machine and OS used.
μ
S××××CA703000
×××× Host Machine OS Supply Medium
AB17 Windows (Japanese version)
BB17
PC-9800 series,
IBM PC/AT compatibles Windows (English version)
3K17 SPARCstationTM SunOSTM (Rel. 4.1.4),
SolarisTM (Rel. 2.5.1)
CD-ROM
A.3 Control Software
PM+
Project manager
This is control software designed to enable efficient user program development in the
Windows environment. All operations used in development of a user program, such as
starting the editor, building, and starting the debugger, can be performed from PM+.
<Caution>
PM+ is included in the C compiler package CA850.
It can only be used in Windows.
<R>
<R>
<R>
APPENDIX A DEVELOPMENT TOOLS
User’s Manual U16541EJ5V1UD
1104
A.4 Debugging Tools (Hardware)
A.4.1 When using in-circuit emulator IE-V850ES-G1
The system configuration when connecting the IE-703288-G1-EM1 to the IE-V850ES-G1 and use it connecting to
the host machine (PC-9800 series, PC/AT compatible) is shown below.
Figure A-2. System Configuration (IE-V850ES-G1 Used)
<1>
<2> <3>
<4>
<6>
<7>
<9>
<8>
<10>
Target system
<5>
<1>
<2> <3>
<4>
<6>
<7>
<9>
<8>
<10>
Target system
<5>
<1> Host machine (PC-9800 series, PC/AT compatibles)
<2> Debugger
<3> Device file
<4> PC interface board (for PCI bus or PCMCIA)
<5> PC interface cable (supplied with the IE-V850ES-G1)
<6> Power supply cable (supplied with the IE-V850ES-G1)
<7> In-circuit emulator (IE-V850ES-G1)
<8> In-circuit emulator emulation board (IE-703288-G1-EM1)
<9> Probe (supplied with the IE-703288-G1-EM1)
<10> EV-703288GF100 (for GF package) or EV-703288GC100 (for GC package)
APPENDIX A DEVELOPMENT TOOLS
User’s Manual U16541EJ5V1UD 1105
<7> IE-V850ES-G1
In-circuit emulator
The in-circuit emulator serves to debug hardware and software when developing application
systems using a V850 microcontroller product. It corresponds to the integrated debugger
ID850. This emulator should be used in combination with a power supply unit, emulation
probe, and the interface adapter required to connect this emulator to the host machine.
<4> IE-70000-CD-IF-A
PC card interface
This is PC card and interface cable required when using a notebook-type computer as the
host machine (PCMCIA socket compatible).
<4> IE-70000-PCI-IF-A
Interface adapter
This adapter is required when using a computer with a PCI bus as the host machine.
<8> IE-703288-G1-EM1
Emulation board
This board emulates the operations of the peripheral hardware peculiar to a device. It should
be used in combination with an in-circuit emulator.
<9> GXP-CABLE
Emulation probe
This probe is used to connect the in-circuit emulator and target system. This is supplied with
emulation board IE-703288-G1-EM1.
<10> EV-703288GF100
Conversion adapter
This conversion adapter is used to connect the emulation probe and target system board on
which a 100-pin plastic LQFP (GF-JBT type) can be mounted.
<10> EV-703288GC100
Conversion adapter
This conversion adapter is used to connect the emulation probe and target system board on
which a 100-pin plastic LQFP (GC-8EA type) can be mounted.
Remarks 1. The numbers in the square brackets correspond to the numbers in Figure A-2.
2. EV-703288GF100 and EV-703288GC100 are products of Application Corporation.
TEL: +81-42-732-1377 Application Corporation
APPENDIX A DEVELOPMENT TOOLS
User’s Manual U16541EJ5V1UD
1106
A.4.2 When using IECUBE QB-V850ESSX2
The system configuration when connecting the QB-V850ESSX2 to the host machine (PC-9821 series, PC/AT
compatible) is shown below. If no option products are prepared, connection is possible.
Figure A-3. System Configuration (QB-V850ESSX2 Used) (1/2)
QB-MINI2
<1>
<12> Mount adapter
For device mounting
<13> Target connector
For mounting on target system
<8> Exchange adapter
Exchanges pins among different microcontroller types
<9> Check pin adapter (S type only)
Enables signal monitoring
<10> Space adapter
Each adapter can adjust height by 5.6 mm.
<14> Target system
<7> Extension probe
Probe can be connected (S and T types)
<12> Mount adapter
For device mounting
<13> Target connector
For mounting on target system
<11> YQ connector
Connector for connecting to emulator
<8> Exchange adapter
Exchanges pins among different microcontroller types
<10> Space adapter
Each adapter can adjust height by 3.2 mm.
<6> Check pin adapter (under development)
Enables signal monitoring (S and T types)
<5> IECUBE
S-type socket configuration
Optional
Required
<4> Power
supply <2> CD-ROM
<3> USB cable
<14> Target system
T-type socket configuration
System configuration
Accessories
<1> Host machine (PC-9821 series, IBM-PC/AT compatibles)
<2> Debugger, USB driver, manuals, etc. (ID850QB Disk, Accessory DiskNote 1)
<3> USB interface cable
<4> AC adapter
<5> In-circuit emulator (QB-V850ESSX2)
<6> Check pin adapter (common to S and T types) (QB-144-CA-01) (option)
<7> Extension probe coaxial type (common to S and T types) (QB-144-EP-01S) (option)
<8> Exchange adapterNote 2 (S type: QB-100GF-EA-01S (for GF package), QB-100GC-EA-01S (for GF
package), T type: QB-100GF-EA-01T (for GF package), QB-100GC-EA-01T (for GC package)
<9> Check pin adapterNote 3 (S type only) (QB-100-CA-01S) (option)
<10> Space adapterNote 3 (S type: QB-100-SA-01S, T type: QB-100GF-YS-01T (for GF package), QB-100GC-
YS-01T (for GC package)) (option)
<11> YQ connectorNote 2 (T type only) (QB-100GF-YQ-01T (for GF package), QB-100GC-YQ-01T (for GC
package))
<12> Mount adapter (S type: QB-100GF-MA-01S (for GF package), QB-100GC-MA-01S (for GC package), T
type: QB-100GF-HQ-01T (for GF package), QB-100GC-HQ-01T (GC package) (option)
<R>
<R>
APPENDIX A DEVELOPMENT TOOLS
User’s Manual U16541EJ5V1UD 1107
Figure A-3. System Configuration (QB-V850ESSX2 Used) (2/2)
<13> Target connectorNote 2 (S type: QB-100GF-TC-01S (for GF package), QB-100GC-TC-01S (for GC
package), T type: QB-100GF-NQ-01T (for GF package), QB-100GC-NQ-01T (for GF package))
<14> Target system
Notes 1. Obtain the device file from the NEC Electronics website.
http://www.necel.com/micro/ods/jpn/index.html
2. Depending on the ordering number, supplied with the device.
• When QB-V850ESSX2-ZZZ is ordered
The exchange adapter and the target connector are not supplied.
• When QB-V850ESSX2-S100GF is ordered
The QB-100GF-EA-01S and QB-100GF-TC-01S are supplied.
• When QB-V850ESSX2-S100GC is ordered
The QB-100GC-EA-01S and QB-100GC-TC-01S are supplied.
• When QB-V850ESSX2-T100GF is ordered
The QB-100GF-EA-01T, QB-100GF-YQ-01T, and QB-100GF-NQ-01T are supplied.
• When QB-V850ESSX2-T100GC is ordered
The QB-100GC-EA-01T, QB-100GC-YQ-01T, and QB-100GC-NQ-01T are supplied.
3. When using both <9> and <10>, the order between <9> and <10> is not cared.
APPENDIX A DEVELOPMENT TOOLS
User’s Manual U16541EJ5V1UD
1108
<5> QB-V850ESSX2Note
In-circuit emulator
The in-circuit emulator serves to debug hardware and software when developing application
systems using a V850ES/SG2 or V850ES/SG2-H product. It supports the integrated debugger
ID850QB. This emulator should be used in combination with a power supply unit and
emulation probe. Use USB to connect this emulator to the host machine.
<3> USB interface cable Cable to connect the host machine and the QB-V850ESSX2.
<4> AC adapter 100 to 240 V can be supported by replacing the AC plug.
<8> QB-100GF-EA-01S,
QB-100GC-EA-01S,
QB-100GF-EA-01T,
QB-100GC-EA-01T
Exchange adapter
Adapter to perform pin conversion.
• QB-100GF-EA-01S, QB-100GF-EA-01T: For 100-pin plastic QFP (GF-JBT type)
• QB-100GC-EA-01S, QB-100GC-EA-01T: For 100-pin plastic LQFP (GC-8EA type)
<9> QB-100-CA-01S
Check pin adapter
Adapter used in waveform monitoring using the oscilloscope, etc.
<10> QB-100-SA-01S,
QB-100GF-YS-01T,
QB-100GC-YS-01T
Space adapter
Adapter to adjust the height.
• QB-100-SA-01S, QB-100GF-YS-01T: For 100-pin plastic QFP (GF-JBT type)
• QB-100-SA-01S, QB-100GC-YS-01T: For 100-pin plastic LQFP (GC-8EA type)
<12> QB-100GF-MA-01S,
QB-100GC-MA-01S,
QB-100GF-HQ-01T,
QB-100GC-HQ-01T
Mount adapter
Adapter to mount the V850ES/SG2 or V850ES/SG2-H with socket.
• QB-100GF-MA-01S, QB-100GF-HQ-01T: For 100-pin plastic QFP (GF-JBT type)
• QB-100GC-MA-01S, QB-100GC-HQ-01T: For 100-pin plastic LQFP (GC-8EA type)
<13> QB-100GF-TC-01S,
QB-100GC-TC-01S,
QB-100GF-NQ-01T,
QB-100GC-NQ-01T
Target connector
Connector to solder on the target system.
• QB-100GF-TC-01S, QB-100GF-NQ-01T: For 100-pin plastic QFP (GF-JBT type)
• QB-100GC-TC-01S, QB-100GC-NQ-01T: For 100-pin plastic LQFP (GC-8EA type)
Note The QB-V850ESSX2 is supplied with a power supply unit, USB interface cable, and QB-MINI2. It is also
supplied with integrated debugger ID850QB as control software.
Remark The numbers in the square brackets correspond to the numbers in Figure A-3.
<R>
<R>
<R>
APPENDIX A DEVELOPMENT TOOLS
User’s Manual U16541EJ5V1UD 1109
A.4.3 When using on-chip debug emulator IE-V850E1-CD-NW
The system configuration when connecting the IE-V850E1-CD-NW to the host machine (PC-9821 series, PC/AT
compatible) is shown below.
Figure A-4. System Configuration (IE-V850E1-CD-NW Used)
<6>
<5>
Target system
<1> <3>
<4>
<2>
V850ES/SG2, V850ES/SG2-H
Flash memory version
<1> Host machine Personal computer including PCMCIA compliant with the PCMCIA2.1/JEIDA standard
Ver. 4.2.
When using a product which does not have a PCMCIA slot, use a PCI-PCMCIA
conversion board or the like. For details on the conversion board, consult an NEC
Electronics sales representative.
<2> CD-ROMNote 1 The integrated debugger ID850QB, N-Wire Checker, device driver, documents and so
on in the CD-ROM format are included. This CD-ROM is supplied with the IE-
V850E1-CD-NW.
<3> IE-V850E1-CD-NW
On-chip debug emulator
This on-chip debug emulator is used to debug hardware and software when
application systems using the V850ES/SG2 and V850ES/SG2-H are developed. It
supports the integrated debugger ID850QB.
<4> IE-V850E1-CD-NW
connection cable
This connection cable is used to connect the IE-V850E1-CD-NW and the target
system. It is supplied with the IE-V850E1-CD-NW. The cable length is approximately
50 cm.
<5> Connector conversion board
KEL adapter
It is supplied with the IE-V850E1-CD-NW.
<6> IE-V850E1-CD-NW connector
KEL connector Note 2
8830E-026-170S (It is supplied with the IE-V850E1-CD-NW.)
8830E-026-170L (sold separately)
Notes 1. Obtain the device file from the NEC Electronics website.
http://www.necel.com/micro/ods/eng/index.html
2. Product of KEL Corporation
Remark The numbers in the table correspond to the numbers in Figure A-4.
<R>
APPENDIX A DEVELOPMENT TOOLS
User’s Manual U16541EJ5V1UD
1110
A.4.4 When using MINICUBE QB-V850MINI
The system configuration when connecting the QB-V850MINI to the host machine (PC-9821 series, PC/AT
compatible) is shown below.
Figure A-5. System Configuration (QB-V850MINI Used)
STATUS
TARGET
POWER
<1>
<4> <5> <6>
<7>
<8>
<9>
Device file
<3>
<2>
Target system Target system
V850ES/SG2, V850ES/SG2-H
Flash memory version
<1> Host machine (with on-chip USB port)
<2> ID850QB Disk (Software tools for debugging are packaged.)
<3> Device fileNote 1
<4> USB interface cable (supplied with <5>)
<5> On-chip debug emulator (QB-V850MINI)
<6> OCD cable (supplied with <5>)
<7> KEL adapter (supplied with <5>)Notes 2, 3
<8> KEL connector (supplied with <5>)Notes 2, 3
<9> 2.54 mm pitch 20-pin general-purpose connector (sold separately)Note 3
Notes 1. Obtain the device file from the NEC Electronics website.
http://www.necel.com/micro/ods/eng/index.html
2. Product of KEL Corporation
3. A connector other than KEL connectors can also be used as the target connector. For details, refer
to the QB-V850MINI User’s Manual.
<R>
APPENDIX A DEVELOPMENT TOOLS
User’s Manual U16541EJ5V1UD 1111
A.5 Debugging Tools (Software)
This is a system simulator for the V850 microcontrollers. The SM+ are Windows-based
softwares.
It is used to perform debugging at the C source level or assembler level while simulating
the operation of the target system on a host machine.
Use of the SM+ allows the execution of application logical testing and performance
testing on an independent basis from hardware development, thereby providing higher
development efficiency and software quality.
The SM850 and SM+ should be used in combination with the device file (sold
separately).
SM+ for V850ES/Sx2
System simulator
Part number:
μ
S××××SM703289-B
ID850
Integrated debugger
(supporting in-circuit emulator
IE-V850ES-G1)
This debugger supports the in-circuit emulators for the V850 microcontrollers. The ID850
and ID850QB are Windows-based software.
It has improved C-compatible debugging functions and can display the results of tracing
with the source program using an integrating window function that associates the source
program, disassemble display, and memory display with the trace result.
It should be used in combination with the device file (sold separately).
ID850QB
Integrated debugger
(supporting in-circuit emulator
QB-V850ESSX2)
Part number:
μ
S××××ID703000,
μ
S××××ID703000-GC (ID850)
Remark ×××× in the part number differs depending on the OS used.
μ
S××××SM703289-B
μ
S××××ID703000
μ
S××××ID703000-GC
×××× Host Machine OS Supply Medium
AB17 Windows (Japanese version)
BB17
PC-9800 series,
IBM PC/AT compatibles Windows (English version)
CD-ROM
<R>
<R>
<R>
APPENDIX A DEVELOPMENT TOOLS
User’s Manual U16541EJ5V1UD
1112
A.6 Embedded Software
The RX850 and RX850 Pro are real-time OSs conforming to
μ
ITRON 3.0 specifications.
A tool (configurator) for generating multiple information tables is supplied.
RX850 Pro has more functions than RX850.
RX850, RX850 Pro
Real-time OS
Part number:
μ
S××××RX703000-ΔΔΔΔ (RX850)
μ
S××××RX703100-ΔΔΔΔ (RX850 Pro)
V850mini-NET (provisional name)
(Network library)
This is a network library conforming to RFC.
It is a lightweight TCP/IP of compact design, requiring only a small memory.
In addition to the TCP/IP standard set, an HTTP server, SMTP client, and POP client are
also supported.
RX-FS850
(File system)
This is a FAT file system function.
It is a file system that supports the CD-ROM file system function.
This file system is used with the real-time OS RX850 Pro.
Caution To purchase the RX850 or RX850 Pro, first fill in the purchase application form and sign the user
agreement.
Remark ×××× and ΔΔΔΔ in the part number differ depending on the host machine and OS used.
μ
S××××RX703000-ΔΔΔΔ
μ
S××××RX703100-ΔΔΔΔ
ΔΔΔΔ Product Outline Maximum Number for Use in Mass Production
001 Evaluation object Do not use for mass-produced product.
100K 0.1 million units
001M 1 million units
010M
Mass-production object
10 million units
S01 Source program Object source program for mass production
×××× Host Machine OS Supply Medium
AB17 Windows (Japanese version)
BB17
PC-9800 series,
IBM PC/AT compatibles Windows (English version)
3K17 SPARCstation Solaris (Rel. 2.5.1)
CD-ROM
A.7 Flash Memory Writing Tools
Flashpro IV (part number: PG-FP4)
Flash memory programmer
Flashpro V (part number: PG-FP5)
Flash memory programmer
Flash memory programmer dedicated to microcontrollers with on-chip flash memory.
FA-100GF-3BA-A
Flash memory writing adapter
Flash memory writing adapter used connected to Flashpro IV.
• FA-100GF-3BA-A: For 100-pin plastic QFP (GF-JBT type)
FA-100GC-8EU-A
Flash memory writing adapter
Flash memory writing adapter used connected to Flashpro IV.
• FA-100GC-8EU-A: For 100-pin plastic LQFP (GC-8EA type)
Remark FA-100GF-3BA-A and FA-100GC-8EU-A are products of Naito Densei Machida Mfg. Co., Ltd.
TEL: +81-42-750-4172 Naito Densei Machida Mfg. Co., Ltd.
<R>
<R>
User’s Manual U16541EJ5V1UD 1113
APPENDIX B MAJOR DIFFERENCES BETWEEN V850ES/SG2 AND V850ES/SG2-H
Differences between the V850ES/SG2 and V850ES/SG2-H are shown below. For details, refer to each
corresponding section. For each part numbers of the V850ES/SG2 and V850ES/SG2-H, refer to remark of Table 1-1.
Table B-1. Major Differences Between V850ES/SG2 and V850ES/SG2-H (1/2)
Major Differences V850ES/SG2 V850ES/SG2-H Refer to:
Minimum instruction
execution time
50 ns 31.25 ns
Introduction
Package 100-pin plastic QFP (14 × 20)
100-pin plastic LQFP (14 × 14)
100-pin plastic LQFP (14 × 14)
1.2
Internal flash memory 384/640 KB 640 KB
Internal ROM 256/384/512/640 KB 512/640 KB
3.4.4 (1)
Internal RAM 24/32/40/48 KB 40/48 KB 3.4.4 (2)
Special register PSC, CKC, PCC, CLM, RESF, LVIM,
RAMS, OCDM registers
PSC, CKC, PCC, CLM, RESF, RAMS,
OCDM registers
3.4.8
CPU function
Set Value of VSWC 00H/01H 00H/01H/11H 3.4.9 (1) (a)
Number of access clock Instruction fetch (branch) of internal
ROM (32-bit): 2
Operand data access of internal ROM
(32-bit): 3
Instruction fetch (branch) of Internal
ROM (32-bit): 3
Operand data access of internal ROM
(32-bit): 4
5.5.1
DWC0 register: Cautions
on data wait
None Provided 5.6.1 (1)
Bus control function
AWC register: Cautions on
address hold wait,
address setup wait
None Provided 5.6.4 (1)
Clock through mode fX = 2.5 to 10 MHz (fXX = 2.5 to 10 MHz) fX = 2.5 to 8 MHz (fXX = 2.5 to 8 MHz)
Main clock
oscillation frequency
PLL mode fX = 2.5 to 5 MHz
(fXX = 10 to 20 MHz)
fX = 2.5 to 5 MHz
(×4: fXX = 10 to 20 MHz)
fX = 2.5 to 4 MHz
(×8: fXX = 20 to 32 MHz)
6.1
A/D converter:
ADA0M1.ADA0FR3 bit
None Provided 13.4 (2)
IEBus controller: Clock fXX, fXX/2, fXX/3 fXX, fXX/2, fXX/3, fXX/4, fXX/5 18.3 (17)
DMA function: DTFRn register The procedure to change the setting differs. 20.3 (6)
Number of maskable
interrupts
47/51 46/50 22.1
Restriction for xxICn register None Provided 22.3.4
Interrupt
Interrupt response time
(internal interrupt
(maximum))
6 7 22.7
<R>
APPENDIX B MAJOR DIFFERENCES BETWEEN V850ES/SG2 AND V850ES/SG2-H
User’s Manual U16541EJ5V1UD
1114
Table B-1. Major Differences Between V850ES/SG2 and V850ES/SG2-H (2/2)
Major Differences V850ES/SG2 V850ES/SG2-H Refer to:
RESF.LVIRF bit Provided None 25.2 (1)
Reset by low-voltage detector Provided None 25.3.3
Reset
Firmware operation time (sec.) 14,974 × (1/fX) 11,994 × (1/fX) 25.3.5 (2)
Low-voltage detector Provided None Chapter
27
Block configuration Internal flash memory: 384/640 KB
Blocks 0 to 3: 28 KB each
Blocks 4 to 7: 4 KB each
Block 8 to last block: 64 KB each
Internal flash memory: 640 KB
Blocks 0, 2: 56 KB each
Blocks 1, 3: 8 KB each
Blocks 4 to 7: 128 KB each
Flash memory
Boot area 56 KB 64 KB
30.2
Operating condition
When using main clock (ADC, DAC stopped),
sub clock (ADC, DAC stopped):
V
DD
= EV
DD
= AV
REF0
= AV
REF1
= 2.85 to 3.6 V
BV
DD
= 2.7 to 3.6 V
When using main clock (ADC, DAC operating):
V
DD
= EV
DD
= AV
REF0
= AV
REF1
= 3.0 to 3.6 V
BV
DD
= 2.7 to 3.6 V
When using main clock, subclock:
VDD = EVDD = BVDD = AVREF0 = AVREF1 =
3.0 to 3.6 V
32.3
Main clock oscillator
characteristics
Oscillator frequency (fX) = 10 MHz
(MAX.)
Oscillator frequency (fX) = 8 MHz
(MAX.)
32.4.1
Using input frequency, ×8 mode
fX = 2.5 MHz (MAX.)
Using input frequency, ×8 mode
fX = 4 MHz (MAX.)
PLL characteristics
Using output frequency, ×8 mode
fXX = 20 MHz (MAX.)
Using output frequency, ×8 mode
fXX = 32 MHz (MAX.)
32.4.3
Regulator characteristics
(input voltage (VDD))
VDD = 2.85 to 3.6 V VDD = 3.0 to 3.6 V 32.5
DC characteristics (supply
current)
The value of each parameter differs. 32.6.2
CLKOUT output timing
(output cycle)
50 ns (MIN.) 31.25 ns (MIN.) 32.8.1
Bus timing The value of some parameters differs. 32.8.2
CSIB timing
(slave mode)
Delay time from SCKBn↓ to SOBn
output (tKSO2): 30 ns (MAX.)
Delay time from SCKBn↓ to SOBn
output (tKSO2): 35 ns (MAX.)
32.9 (6)
(b)
LVI circuit characteristics Provided None 32.9 (12)
Flash memory programming
characteristics (basic
characteristics, operating
frequency)
fCPU = 2.5 to 20 MHz fCPU = 2.5 to 32 MHz
Flash memory programming
characteristics (basic
characteristics, supply voltage)
VDD = 2.85 to 3.6 V VDD = 3.0 to 3.6 V
32.10 (1)
Electrical specifications
Flash memory programming
characteristics (programming
specification)
The value of each parameter differs. 32.10 (3)
Recommended soldering
conditions
Infrared reflow
Wave soldering
Infrared reflow Chapter
34
User’s Manual U16541EJ5V1UD 1115
APPENDIX C REGISTER INDEX
(1/12)
Symbol Name Unit Page
ADA0CR0 A/D conversion result register 0 ADC 473
ADA0CR0H A/D conversion result register 0H ADC 473
ADA0CR1 A/D conversion result register 1 ADC 473
ADA0CR10 A/D conversion result register 10 ADC 473
ADA0CR10H A/D conversion result register 10H ADC 473
ADA0CR11 A/D conversion result register 11 ADC 473
ADA0CR11H A/D conversion result register 11H ADC 473
ADA0CR1H A/D conversion result register 1H ADC 473
ADA0CR2 A/D conversion result register 2 ADC 473
ADA0CR2H A/D conversion result register 2H ADC 473
ADA0CR3 A/D conversion result register 3 ADC 473
ADA0CR3H A/D conversion result register 3H ADC 473
ADA0CR4 A/D conversion result register 4 ADC 473
ADA0CR4H A/D conversion result register 4H ADC 473
ADA0CR5 A/D conversion result register 5 ADC 473
ADA0CR5H A/D conversion result register 5H ADC 473
ADA0CR6 A/D conversion result register 6 ADC 473
ADA0CR6H A/D conversion result register 6H ADC 473
ADA0CR7 A/D conversion result register 7 ADC 473
ADA0CR7H A/D conversion result register 7H ADC 473
ADA0CR8 A/D conversion result register 8 ADC 473
ADA0CR8H A/D conversion result register 8H ADC 473
ADA0CR9 A/D conversion result register 9 ADC 473
ADA0CR9H A/D conversion result register 9H ADC 473
ADA0M0 A/D converter mode register 0 ADC 466
ADA0M1 A/D converter mode register 1 ADC 468
ADA0M2 A/D converter mode register 2 ADC 471
ADA0PFM Power fail comparison mode register ADC 475
ADA0PFT Power fail comparison threshold value register ADC 476
ADA0S A/D converter channel specify register ADC 472
ADIC Interrupt control register INTC 933
AWC Address wait control register BCU 200
BCC Bus cycle control register BCU 201
BCR IEBus control register IEBus 693
BPC Peripheral I/O area select control register BCU 89
BSC Bus size configuration register BCU 189
C0BRP CAN0 module bit rate prescaler register CAN 807
C0BTR CAN0 bit rate register CAN 808
C0CTRL CAN0 module control register CAN 797
APPENDIX C REGISTER INDEX
User’s Manual U16541EJ5V1UD
1116
(2/12)
Symbol Name Unit Page
C0ERC CAN0 module error counter register CAN 803
C0GMABT CAN0 global automatic block transmit control register CAN 792
C0GMABTD CAN0 global automatic block transmit delay setting register CAN 794
C0GMCS CAN0 global clock select register CAN 791
C0GMCTRL CAN0 global control register CAN 789
C0IE CAN0 module interrupt enable register CAN 804
C0INFO CAN0 module information register CAN 802
C0INTS CAN0 module interrupt status register CAN 806
C0LEC CAN0 module last error information register CAN 801
C0LIPT CAN0 module last receive pointer register CAN 810
C0LOPT CAN0 module last transmit pointer register CAN 812
C0MASK1H CAN0 module mask 1 register H CAN 795
C0MASK1L CAN0 module mask 1 register L CAN 795
C0MASK2H CAN0 module mask 2 register H CAN 795
C0MASK2L CAN0 module mask 2 register L CAN 795
C0MASK3H CAN0 module mask 3 register H CAN 795
C0MASK3L CAN0 module mask 3 register L CAN 795
C0MASK4H CAN0 module mask 4 register H CAN 795
C0MASK4L CAN0 module mask 4 register L CAN 795
C0MCONFm CAN0 massage configuration register m CAN 819
C0MCTRLm CAN0 message control register m CAN 821
C0MDATA01m CAN0 massage data byte 01 register m CAN 816
C0MDATA0m CAN0 massage data byte 0 register m CAN 816
C0MDATA1m CAN0 massage data byte 1 register m CAN 816
C0MDATA23m CAN0 massage data byte 23 register m CAN 816
C0MDATA2m CAN0 massage data byte 2 register m CAN 816
C0MDATA3m CAN0 massage data byte 3 register m CAN 816
C0MDATA45m CAN0 massage data byte 45 register m CAN 816
C0MDATA4m CAN0 massage data byte 4 register m CAN 816
C0MDATA5m CAN0 massage data byte 5 register m CAN 816
C0MDATA67m CAN0 massage data byte 67 register m CAN 816
C0MDATA6m CAN0 massage data byte 6 register m CAN 816
C0MDATA7m CAN0 massage data byte 7 register m CAN 816
C0MDLCm CAN0 message data length register m CAN 818
C0MIDHm CAN0 message ID register mH CAN 820
C0MIDLm CAN0 message ID register mL CAN 820
C0RGPT CAN0 module receive history list register CAN 811
C0TGPT CAN0 module transmit history list register CAN 813
C0TS CAN0 module time stamp register CAN 814
CB0CTL0 CSIB0 control register 0 CSIB 547
CB0CTL1 CSIB0 control register 1 CSIB 551
CB0CTL2 CSIB0 control register 2 CSIB 552
CB0RIC Interrupt control register INTC 933
Remark m = 00 to 31
APPENDIX C REGISTER INDEX
User’s Manual U16541EJ5V1UD 1117
(3/12)
Symbol Name Unit Page
CB0RX CSIB0 receive data register CSIB 546
CB0RXL CSIB0 receive data register L CSIB 546
CB0STR CSIB0 status register CSIB 554
CB0TIC Interrupt control register INTC 933
CB0TX CSIB0 transmit data register CSI 546
CB0TXL CSIB0 transmit data register L CSI 546
CB1CTL0 CSIB1 control register 0 CSI 547
CB1CTL1 CSIB1 control register 1 CSI 551
CB1CTL2 CSIB1 control register 2 CSI 552
CB1RIC Interrupt control register INTC 933
CB1RX CSIB1 receive data register CSI 546
CB1RXL CSIB1 receive data register L CSI 546
CB1STR CSIB1 status register CSI 554
CB1TIC Interrupt control register INTC 933
CB1TX CSIB1 transmit data register CSI 546
CB1TXL CSIB1 transmit data register L CSI 546
CB2CTL0 CSIB2 control register 0 CSI 547
CB2CTL1 CSIB2 control register 1 CSI 551
CB2CTL2 CSIB2 control register 2 CSI 552
CB2RIC Interrupt control register INTC 933
CB2RX CSIB2 receive data register CSI 546
CB2RXL CSIB2 receive data register L CSI 546
CB2STR CSIB2 status register CSI 554
CB2TIC Interrupt control register INTC 933
CB2TX CSIB2 transmit data register CSI 546
CB2TXL CSIB2 transmit data register L CSI 546
CB3CTL0 CSIB3 control register 0 CSI 547
CB3CTL1 CSIB3 control register 1 CSI 551
CB3CTL2 CSIB3 control register 2 CSI 552
CB3RIC Interrupt control register INTC 933
CB3RX CSIB3 receive data register CSI 546
CB3RXL CSIB3 receive data register L CSI 546
CB3STR CSIB3 status register CSI 554
CB3TIC Interrupt control register INTC 933
CB3TX CSIB3 transmit data register CSI 546
CB3TXL CSIB3 transmit data register L CSI 546
CB4CTL0 CSIB4 control register 0 CSI 547
CB4CTL1 CSIB4 control register 1 CSI 551
CB4CTL2 CSIB4 control register 2 CSI 552
CB4RIC Interrupt control register INTC 933
CB4RX CSIB4 receive data register CSI 546
CB4RXL CSIB4 receive data register L CSI 546
CB4STR CSIB4 status register CSI 554
CB4TIC Interrupt control register INTC 933
CB4TX CSIB4 transmit data register CSI 546
APPENDIX C REGISTER INDEX
User’s Manual U16541EJ5V1UD
1118
(4/12)
Symbol Name Unit Page
CB4TXL CSIB4 transmit data register L CSI 546
CCLS CPU operation clock status register CG 218
CCR IEBus communication count register IEBus 720
CDR IEBus control data register IEBus 711
CKC Clock control register CG 221
CLM Clock monitor mode register CLM 995
CORAD0 Correction address register 0 ROMC 1009
CORAD0H Correction address register 0H ROMC 1009
CORAD0L Correction address register 0L ROMC 1009
CORAD1 Correction address register 1 ROMC 1009
CORAD1H Correction address register 1H ROMC 1009
CORAD1L Correction address register 1L ROMC 1009
CORAD2 Correction address register 2 ROMC 1009
CORAD2H Correction address register 2H ROMC 1009
CORAD2L Correction address register 2L ROMC 1009
CORAD3 Correction address register 3 ROMC 1009
CORAD3H Correction address register 3H ROMC 1009
CORAD3L Correction address register 3L ROMC 1009
CORCN Correction control register ROMC 1011
CRCD CRC data register CRC 913
CRCIN CRC input register CRC 913
CTBP CALLT base pointer CPU 63
CTPC CALLT execution status saving register CPU 62
CTPSW CALLT execution status saving register CPU 62
DA0CS0 D/A converter value setting register 0 DAC 501
DA0CS1 D/A converter value setting register 1 DAC 501
DA0M D/A converter mode register DAC 500
DADC0 DMA addressing control register 0 DMAC 894
DADC1 DMA addressing control register 1 DMAC 894
DADC2 DMA addressing control register 2 DMAC 894
DADC3 DMA addressing control register 3 DMAC 894
DBC0 DMA transfer count register 0 DMAC 893
DBC1 DMA transfer count register 1 DMAC 893
DBC2 DMA transfer count register 2 DMAC 893
DBC3 DMA transfer count register 3 DMAC 893
DBPC Exception/debug trap status saving register CPU 63
DBPSW Exception/debug trap status saving register CPU 63
DCHC0 DMA channel control register 0 DMAC 895
DCHC1 DMA channel control register 1 DMAC 895
DCHC2 DMA channel control register 2 DMAC 895
DCHC3 DMA channel control register 3 DMAC 895
DDA0H DMA destination address register 0H DMAC 892
DDA0L DMA destination address register 0L DMAC 892
DDA1H DMA destination address register 1H DMAC 892
DDA1L DMA destination address register 1L DMAC 892
APPENDIX C REGISTER INDEX
User’s Manual U16541EJ5V1UD 1119
(5/12)
Symbol Name Unit Page
DDA2H DMA destination address register 2H DMAC 892
DDA2L DMA destination address register 2L DMAC 892
DDA3H DMA destination address register 3H DMAC 892
DDA3L DMA destination address register 3L DMAC 892
DLR IEBus telegraph length register IEBus 716
DMAIC0 Interrupt control register INTC 933
DMAIC1 Interrupt control register INTC 933
DMAIC2 Interrupt control register INTC 933
DMAIC3 Interrupt control register INTC 933
DR IEBus data register IEBus 717
DSA0H DMA source address register 0H DMAC 891
DSA0L DMA source address register 0L DMAC 891
DSA1H DMA source address register 1H DMAC 891
DSA1L DMA source address register 1L DMAC 891
DSA2H DMA source address register 2H DMAC 891
DSA2L DMA source address register 2L DMAC 891
DSA3H DMA source address register 3H DMAC 891
DSA3L DMA source address register 3L DMAC 891
DTFR0 DMA trigger source register 0 DMAC 896
DTFR1 DMA trigger source register 1 DMAC 896
DTFR2 DMA trigger source register 2 DMAC 896
DTFR3 DMA trigger source register 3 DMAC 896
DWC0 Data wait control register 0 BCU 197
ECR Interrupt source register CPU 60
EIPC Interrupt status saving register CPU 59
EIPSW Interrupt status saving register CPU 59
ERRIC Interrupt control register INTC 933
ERRIC0 Interrupt control register INTC 933
ESR IEBus error status register IEBus 705
EXIMC External bus interface mode control register BCU 187
FEPC NMI status saving register CPU 60
FEPSW NMI status saving register CPU 60
FSR IEBus field status register IEBus 718
IEIC1 Interrupt control register INTC 933
IEIC2 Interrupt control register INTC 933
IIC0 IIC shift register 0 I2C 615
IIC1 IIC shift register 1 I2C 615
IIC2 IIC shift register 2 I2C 615
IICC0 IIC control register 0 I2C 601
IICC1 IIC control register 1 I2C 601
IICC2 IIC control register 2 I2C 601
IICCL0 IIC clock select register 0 I2C 611
IICCL1 IIC clock select register 1 I2C 611
IICCL2 IIC clock select register 2 I2C 611
IICF0 IIC flag register 0 I2C 609
APPENDIX C REGISTER INDEX
User’s Manual U16541EJ5V1UD
1120
(6/12)
Symbol Name Unit Page
IICF1 IIC flag register 1 I2C 609
IICF2 IIC flag register 2 I2C 609
IICIC0 Interrupt control register INTC 933
IICIC1 Interrupt control register INTC 933
IICIC2 Interrupt control register INTC 933
IICS0 IIC status register 0 I2C 606
IICS1 IIC status register 1 I2C 606
IICS2 IIC status register 2 I2C 606
IICX0 IIC function extension register 0 I2C 612
IICX1 IIC function extension register 1 I2C 612
IICX2 IIC function extension register 2 I2C 612
IMR0 Interrupt mask register 0 INTC 936
IMR0H Interrupt mask register 0H INTC 936
IMR0L Interrupt mask register 0L INTC 936
IMR1 Interrupt mask register 1 INTC 936
IMR1H Interrupt mask register 1H INTC 936
IMR1L Interrupt mask register 1L INTC 936
IMR2 Interrupt mask register 2 INTC 936
IMR2H Interrupt mask register 2H INTC 936
IMR2L Interrupt mask register 2L INTC 936
IMR3 Interrupt mask register 3 INTC 936
IMR3H Interrupt mask register 3H INTC 936
IMR3L Interrupt mask register 3L INTC 936
INTF0 External interrupt falling edge specification register 0 INTC 948
INTF3 External interrupt falling edge specification register 3 INTC 949
INTF9H External interrupt falling edge specification register 9H INTC 950
INTR0 External interrupt rising edge specification register 0 INTC 948
INTR3 External interrupt rising edge specification register 3 INTC 949
INTR9H External interrupt rising edge specification register 9H INTC 950
ISPR In-service priority register INTC 938
ISR IEBus interrupt status register IEBus 702
KRIC Interrupt control register INTC 933
KRM Key return mode register KR 957
LOCKR Lock register CG 222
LVIIC Interrupt control register INTC 933
LVIM Low voltage detection register LVI 1000
LVIS Low voltage detection level select register LVI 1001
NFC Noise elimination control register INTC 951
OCDM On-chip debug mode register Debug 1046
OCKS0 IIC divided clock select register 0 I2C 615
OCKS1 IIC divided clock select register 1 I2C 615
OCKS2 IEBus clock select register IEBus 721
OSTS Oscillation stabilization time select register Standby 962
P0 Port 0 register Port 104
P1 Port 1 register Port 107
APPENDIX C REGISTER INDEX
User’s Manual U16541EJ5V1UD 1121
(7/12)
Symbol Name Unit Page
P3 Port 3 register Port 109
P3H Port 3 register H Port 109
P3L Port 3 register L Port 109
P4 Port 4 register Port 115
P5 Port 5 register Port 118
P7H Port 7 register H Port 122
P7L Port 7 register L Port 122
P9 Port 9 register Port 125
P9H Port 9 register H Port 125
P9L Port 9 register L Port 125
PAR IEBus partner address register IEBus 710
PC Program counter CPU 57
PCC Processor clock control register CG 214
PCM Port CM register Port 132
PCT Port CT register Port 134
PDH Port DH register Port 136
PDL Port DL register Port 139
PDLH Port DL register H Port 139
PDLL Port DL register L Port 139
PEMU1 Peripheral emulation register 1 CPU 1005
PF0 Port 0 function register Port 106
PF3 Port 3 function register Port 114
PF3H Port 3 function register H Port 114
PF3L Port 3 function register L Port 114
PF4 Port 4 function register Port 117
PF5 Port 5 function register Port 121
PF9 Port 9 function register Port 131
PF9H Port 9 function register H Port 131
PF9L Port 9 function register L Port 131
PFC0 Port 0 function control register Port 106
PFC3 Port 3 function control register Port 112
PFC3H Port 3 function control register H Port 112
PFC3L Port 3 function control register L Port 112
PFC4 Port 4 function control register Port 116
PFC5 Port 5 function control register Port 120
PFC9 Port 9 function control register Port 128
PFC9H Port 9 function control register H Port 128
PFC9L Port 9 function control register L Port 128
PFCE3L Port 3 function control extension register L Port 112
PFCE5 Port 5 function control extension register Port 120
PFCE9 Port 9 function control extension register Port 128
PFCE9H Port 9 function control extension register H Port 128
PFCE9L Port 9 function control extension register L Port 128
PIC0 Interrupt control register INTC 933
PIC1 Interrupt control register INTC 933
APPENDIX C REGISTER INDEX
User’s Manual U16541EJ5V1UD
1122
(8/12)
Symbol Name Unit Page
PIC2 Interrupt control register INTC 933
PIC3 Interrupt control register INTC 933
PIC4 Interrupt control register INTC 933
PIC5 Interrupt control register INTC 933
PIC6 Interrupt control register INTC 933
PIC7 Interrupt control register INTC 933
PLLCTL PLL control register CG 220
PLLS PLL lockup time specification register CG 223
PM0 Port 0 mode register Port 105
PM1 Port 1 mode register Port 107
PM3 Port 3 mode register Port 109
PM3H Port 3 mode register H Port 109
PM3L Port 3 mode register L Port 109
PM4 Port 4 mode register Port 115
PM5 Port 5 mode register Port 119
PM7H Port 7 mode register H Port 123
PM7L Port 7 mode register L Port 123
PM9 Port 9 mode register Port 125
PM9H Port 9 mode register H Port 125
PM9L Port 9 mode register L Port 125
PMC0 Port 0 mode control register Port 105
PMC3 Port 3 mode control register Port 110
PMC3H Port 3 mode control register H Port 110
PMC3L Port 3 mode control register L Port 110
PMC4 Port 4 mode control register Port 116
PMC5 Port 5 mode control register Port 119
PMC9 Port 9 mode control register Port 126
PMC9H Port 9 mode control register H Port 126
PMC9L Port 9 mode control register L Port 126
PMCCM Port CM mode control register Port 133
PMCCT Port CT mode control register Port 135
PMCDH Port DH mode control register Port 137
PMCDL Port DL mode control register Port 140
PMCDLH Port DL mode control register H Port 140
PMCDLL Port DL mode control register L Port 140
PMCM Port CM mode register Port 132
PMCT Port CT mode register Port 134
PMDH Port DH mode register Port 136
PMDL Port DL mode register Port 139
PMDLH Port DL mode register H Port 139
PMDLL Port DL mode register L Port 139
PRCMD Command register CPU 91
PRSCM0 Prescaler compare register 0 WT 444
PRSCM1 BRG1 prescaler compare register BRG 591
PRSCM2 BRG2 prescaler compare register BRG 591
APPENDIX C REGISTER INDEX
User’s Manual U16541EJ5V1UD 1123
(9/12)
Symbol Name Unit Page
PRSCM3 BRG3 prescaler compare register BRG 591
PRSM0 Prescaler mode register 0 WT 443
PRSM1 BRG1 prescaler mode register BRG 590
PRSM2 BRG2 prescaler mode register BRG 590
PRSM3 BRG3 prescaler mode register BRG 590
PSC Power save control register CG 960
PSMR Power save mode register CG 961
PSR IEBus power save register IEBus 697
PSW Program status word CPU 61
r0 to r31 General-purpose registers CPU 57
RAMS Internal RAM data status register CG 993
RCM Internal oscillation mode register CG 218
RECIC0 Interrupt control register INTC 933
RESF Reset source flag register Reset 982
RSA IEBus receive slave address register IEBus 711
RTBH0 Real-time output buffer register 0H RTP 457
RTBL0 Real-time output buffer register 0L RTP 457
RTPC0 Real-time output port control register 0 RTP 459
RTPM0 Real-time output port mode register 0 RTP 458
SAR IEBus slave address register IEBus 710
SCR IEBus success count register IEBus 719
SELCNT0 Selector operation control register 0 Timer 322
SSR IEBus slave status register IEBus 698
STAIC Interrupt control register INTC 933
SVA0 Slave address register 0 I2C 616
SVA1 Slave address register 1 I2C 616
SVA2 Slave address register 2 I2C 616
SYS System status register 0 CPU 92
TM0CMP0 TMM0 compare register 0 Timer 433
TM0CTL0 TMM0 control register 0 Timer 434
TM0EQIC0 Interrupt control register INTC 933
TP0CCIC0 Interrupt control register INTC 933
TP0CCIC1 Interrupt control register INTC 933
TP0CCR0 TMP0 capture/compare register 0 Timer 235
TP0CCR1 TMP0 capture/compare register 1 Timer 237
TP0CNT TMP0 counter read buffer register Timer 239
TP0CTL0 TMP0 control register 0 Timer 228
TP0CTL1 TMP0 control register 1 Timer 228
TP0IOC0 TMP0 I/O control register 0 Timer 230
TP0IOC1 TMP0 I/O control register 1 Timer 232
TP0IOC2 TMP0 I/O control register 2 Timer 233
TP0OPT0 TMP0 option register 0 Timer 234
TP0OVIC Interrupt control register INTC 933
TP1CCIC0 Interrupt control register INTC 933
TP1CCIC1 Interrupt control register INTC 933
APPENDIX C REGISTER INDEX
User’s Manual U16541EJ5V1UD
1124
(10/12)
Symbol Name Unit Page
TP1CCR0 TMP1 capture/compare register 0 Timer 235
TP1CCR1 TMP1 capture/compare register 1 Timer 237
TP1CNT TMP1 counter read buffer register Timer 239
TP1CTL0 TMP1 control register 0 Timer 228
TP1CTL1 TMP1 control register 1 Timer 228
TP1IOC0 TMP1 I/O control register 0 Timer 230
TP1IOC1 TMP1 I/O control register 1 Timer 232
TP1IOC2 TMP1 I/O control register 2 Timer 233
TP1OPT0 TMP1 option register 0 Timer 234
TP1OVIC Interrupt control register INTC 933
TP2CCIC0 Interrupt control register INTC 933
TP2CCIC1 Interrupt control register INTC 933
TP2CCR0 TMP2 capture/compare register 0 Timer 235
TP2CCR1 TMP2 capture/compare register 1 Timer 237
TP2CNT TMP2 counter read buffer register Timer 239
TP2CTL0 TMP2 control register 0 Timer 228
TP2CTL1 TMP2 control register 1 Timer 228
TP2IOC0 TMP2 I/O control register 0 Timer 230
TP2IOC1 TMP2 I/O control register 1 Timer 232
TP2IOC2 TMP2 I/O control register 2 Timer 233
TP2OPT0 TMP2 option register 0 Timer 234
TP2OVIC Interrupt control register INTC 933
TP3CCIC0 Interrupt control register INTC 933
TP3CCIC1 Interrupt control register INTC 933
TP3CCR0 TMP3 capture/compare register 0 Timer 235
TP3CCR1 TMP3 capture/compare register 1 Timer 237
TP3CNT TMP3 counter read buffer register Timer 239
TP3CTL0 TMP3 control register 0 Timer 228
TP3CTL1 TMP3 control register 1 Timer 228
TP3IOC0 TMP3 I/O control register 0 Timer 230
TP3IOC1 TMP3 I/O control register 1 Timer 232
TP3IOC2 TMP3 I/O control register 2 Timer 233
TP3OPT0 TMP3 option register 0 Timer 234
TP3OVIC Interrupt control register INTC 933
TP4CCIC0 Interrupt control register INTC 933
TP4CCIC1 Interrupt control register INTC 933
TP4CCR0 TMP4 capture/compare register 0 Timer 235
TP4CCR1 TMP4 capture/compare register 1 Timer 237
TP4CNT TMP4 counter read buffer register Timer 239
TP4CTL0 TMP4 control register 0 Timer 228
TP4CTL1 TMP4 control register 1 Timer 228
TP4IOC0 TMP4 I/O control register 0 Timer 230
TP4IOC1 TMP4 I/O control register 1 Timer 232
TP4IOC2 TMP4 I/O control register 2 Timer 233
TP4OPT0 TMP4 option register 0 Timer 234
APPENDIX C REGISTER INDEX
User’s Manual U16541EJ5V1UD 1125
(11/12)
Symbol Name Unit Page
TP4OVIC Interrupt control register INTC 933
TP5CCIC0 Interrupt control register INTC 933
TP5CCIC1 Interrupt control register INTC 933
TP5CCR0 TMP5 capture/compare register 0 Timer 235
TP5CCR1 TMP5 capture/compare register 1 Timer 237
TP5CNT TMP5 counter read buffer register Timer 239
TP5CTL0 TMP5 control register 0 Timer 228
TP5CTL1 TMP5 control register 1 Timer 228
TP5IOC0 TMP5 I/O control register 0 Timer 230
TP5IOC1 TMP5 I/O control register 1 Timer 232
TP5IOC2 TMP5 I/O control register 2 Timer 233
TP5OPT0 TMP5 option register 0 Timer 234
TP5OVIC Interrupt control register INTC 933
TQ0CCIC0 Interrupt control register INTC 933
TQ0CCIC1 Interrupt control register INTC 933
TQ0CCIC2 Interrupt control register INTC 933
TQ0CCIC3 Interrupt control register INTC 933
TQ0CCR0 TMQ0 capture/compare register 0 Timer 334
TQ0CCR1 TMQ0 capture/compare register 1 Timer 336
TQ0CCR2 TMQ0 capture/compare register 2 Timer 338
TQ0CCR3 TMQ0 capture/compare register 3 Timer 340
TQ0CNT TMQ0 counter read buffer register Timer 342
TQ0CTL0 TMQ0 control register 0 Timer 328
TQ0CTL1 TMQ0 control register 1 Timer 329
TQ0IOC0 TMQ0 I/O control register 0 Timer 330
TQ0IOC1 TMQ0 I/O control register 1 Timer 331
TQ0IOC2 TMQ0 I/O control register 2 Timer 332
TQ0OPT0 TMQ0 option register 0 Timer 333
TQ0OVIC Interrupt control register INTC 933
TRXIC0 Interrupt control register INTC 933
UA0CTL0 UARTA0 control register 0 UARTA 510
UA0CTL1 UARTA0 control register 1 UARTA 512, 534
UA0CTL2 UARTA0 control register 2 UARTA 512, 535
UA0OPT0 UARTA0 option control register 0 UARTA 512
UA0RIC Interrupt control register INTC 933
UA0RX UARTA0 receive data register UARTA 516
UA0STR UARTA0 status register UARTA 514
UA0TIC Interrupt control register INTC 933
UA0TX UARTA0 transmit data register UARTA 516
UA1CTL0 UARTA1 control register 0 UARTA 510
UA1CTL1 UARTA1 control register 1 UARTA 512, 534
UA1CTL2 UARTA1 control register 2 UARTA 512, 535
UA1OPT0 UARTA1 option control register 0 UARTA 512
UA1RIC Interrupt control register INTC 933
UA1RX UARTA1 receive data register UARTA 516
APPENDIX C REGISTER INDEX
User’s Manual U16541EJ5V1UD
1126
(12/12)
Symbol Name Unit Page
UA1STR UARTA1 status register UARTA 514
UA1TIC Interrupt control register INTC 933
UA1TX UARTA1 transmit data register UARTA 516
UA2CTL0 UARTA2 control register 0 UARTA 510
UA2CTL1 UARTA2 control register 1 UARTA 512, 534
UA2CTL2 UARTA2 control register 2 UARTA 512, 535
UA2OPT0 UARTA2 option control register 0 UARTA 512
UA2RIC Interrupt control register INTC 933
UA2RX UARTA2 receive data register UARTA 516
UA2STR UARTA2 status register UARTA 514
UA2TIC Interrupt control register INTC 933
UA2TX UARTA2 transmit data register UARTA 516
UAR IEBus unit address register IEBus 710
USR IEBus unit status register IEBus 699
VSWC System wait control register CPU 93
WDTE Watchdog timer enable register WDT 454
WDTM2 Watchdog timer mode register 2 WDT 452, 939
WTIC Interrupt control register INTC 933
WTIIC Interrupt control register INTC 933
WTM Watch timer operation mode register WT 445
WUPIC0 Interrupt control register INTC 933
User’s Manual U16541EJ5V1UD 1127
APPENDIX D INSTRUCTION SET LIST
D.1 Conventions
(1) Register symbols used to describe operands
Register Symbol Explanation
reg1 General-purpose registers: Used as source registers.
reg2 General-purpose registers: Used mainly as destination registers. Also used as source register in some
instructions.
reg3 General-purpose registers: Used mainly to store the remainders of division results and the higher 32 bits of
multiplication results.
bit#3 3-bit data for specifying the bit number
immX X bit immediate data
dispX X bit displacement data
regID System register number
vector 5-bit data that specifies the trap vector (00H to 1FH)
cccc 4-bit data that shows the conditions code
sp Stack pointer (r3)
ep Element pointer (r30)
listX X item register list
(2) Register symbols used to describe opcodes
Register Symbol Explanation
R 1-bit data of a code that specifies reg1 or regID
r 1-bit data of the code that specifies reg2
w 1-bit data of the code that specifies reg3
d 1-bit displacement data
I 1-bit immediate data (indicates the higher bits of immediate data)
i 1-bit immediate data
cccc 4-bit data that shows the condition codes
CCCC 4-bit data that shows the condition codes of Bcond instruction
bbb 3-bit data for specifying the bit number
L 1-bit data that specifies a program register in the register list
APPENDIX D INSTRUCTION SET LIST
User’s Manual U16541EJ5V1UD
1128
(3) Register symbols used in operations
Register Symbol Explanation
← Input for
GR [ ] General-purpose register
SR [ ] System register
zero-extend (n) Expand n with zeros until word length.
sign-extend (n) Expand n with signs until word length.
load-memory (a, b) Read size b data from address a.
store-memory (a, b, c) Write data b into address a in size c.
load-memory-bit (a, b) Read bit b of address a.
store-memory-bit (a, b, c) Write c to bit b of address a.
saturated (n) Execute saturated processing of n (n is a 2’s complement).
If, as a result of calculations,
n ≥ 7FFFFFFFH, let it be 7FFFFFFFH.
n ≤ 80000000H, let it be 80000000H.
result Reflects the results in a flag.
Byte Byte (8 bits)
Halfword Half word (16 bits)
Word Word (32 bits)
+ Addition
– Subtraction
ll Bit concatenation
× Multiplication
÷ Division
% Remainder from division results
AND Logical product
OR Logical sum
XOR Exclusive OR
NOT Logical negation
logically shift left by Logical shift left
logically shift right by Logical shift right
arithmetically shift right by Arithmetic shift right
(4) Register symbols used in execution clock
Register Symbol Explanation
i If executing another instruction immediately after executing the first instruction (issue).
r If repeating execution of the same instruction immediately after executing the first instruction (repeat).
l If using the results of instruction execution in the instruction immediately after the execution (latency).
APPENDIX D INSTRUCTION SET LIST
User’s Manual U16541EJ5V1UD 1129
(5) Register symbols used in flag operations
Identifier Explanation
(Blank) No change
0 Clear to 0
X Set or cleared in accordance with the results.
R Previously saved values are restored.
(6) Condition codes
Condition Code
(cccc)
Condition Formula Explanation
0 0 0 0 OV = 1 Overflow
1 0 0 0 OV = 0 No overflow
0 0 0 1 CY = 1 Carry
Lower (Less than)
1 0 0 1 CY = 0 No carry
Not lower (Greater than or equal)
0 0 1 0 Z = 1 Zero
1 0 1 0 Z = 0 Not zero
0 0 1 1 (CY or Z) = 1 Not higher (Less than or equal)
1 0 1 1 (CY or Z) = 0 Higher (Greater than)
0 1 0 0 S = 1 Negative
1 1 0 0 S = 0 Positive
0 1 0 1 − Always (Unconditional)
1 1 0 1 SAT = 1 Saturated
0 1 1 0 (S xor OV) = 1 Less than signed
1 1 1 0 (S xor OV) = 0 Greater than or equal signed
0 1 1 1 ((S xor OV) or Z) = 1 Less than or equal signed
1 1 1 1 ((S xor OV) or Z) = 0 Greater than signed
APPENDIX D INSTRUCTION SET LIST
User’s Manual U16541EJ5V1UD
1130
D.2 Instruction Set (in Alphabetical Order)
(1/6)
Execution
Clock
Flags Mnemonic Operand Opcode Operation
i r l CY OV S Z SAT
reg1,reg2 rrr rr0 0111 0RR RRR GR[reg2]←GR[reg2]+GR[reg1] 1 1 1 × × × × ADD
imm5,reg2 rrrrr010010iiiii GR[reg2]←GR[reg2]+sign-extend(imm5) 1 1 1 × × × ×
ADDI imm16,reg1,reg2 r rrr r11 000 0RR RRR
iiiiiiiiiiiiiiii
GR[reg2]←GR[reg1]+sign-extend(imm16) 1 1 1 × × × ×
AND reg1,reg2 r rrr r00 101 0RRRRR GR[reg2]←GR[reg2]AND GR[reg1] 1 1 1 0 × ×
ANDI imm16,reg1,reg2 r rrr r11 011 0RR RRR
iiiiiiiiiiiiiiii
GR[reg2]←GR[reg1]AND zero-extend(imm16) 1 1 1 0 × ×
When conditions
are satisfied
2
Note 2
Note 22
2
Note 2
Note 22
2
Note 2
Note 22
Bcond disp9 ddddd1011dddcccc
Note 1
if conditions are satisfied
then PC←PC+sign-extend(disp9)
When conditions
are not satisfied
1 1 1
BSH reg2,reg3 r r r r r 1 1 1 11 10 0 00 0
wwwww01101000010
GR[reg3]←GR[reg2] (23 : 16) ll GR[reg2] (31 : 24) ll
GR[reg2] (7 : 0) ll GR[reg2] (15 : 8)
1 1 1 × 0 × ×
BSW reg2,reg3 r r r r r1 11 11 1 00 0 00
wwwww01101000000
GR[reg3]←GR[reg2] (7 : 0) ll GR[reg2] (15 : 8) ll GR
[reg2] (23 : 16) ll GR[reg2] (31 : 24)
1 1 1 × 0 × ×
CALLT imm6 0000001000iiiiii CTPC←PC+2(return PC)
CTPSW←PSW
adr←CTBP+zero-extend(imm6 logically shift left by 1)
PC←CTBP+zero-extend(Load-memory(adr,Halfword))
4
Note 22
4
Note 22
4
Note 22
bit#3,disp16[reg1] 10bbb111110RRRRR
dddddddddddddddd
adr←GR[reg1]+sign-extend(disp16)
Z flag←Not(Load-memory-bit(adr,bit#3))
Store-memory-bit(adr,bit#3,0)
3
Note 3
3
Note 3
3
Note 3
×
CLR1
reg2,[reg1] rrr rr11111 1RRR RR
0000000011100100
adr←GR[reg1]
Z flag←Not(Load-memory-bit(adr,reg2))
Store-memory-bit(adr,reg2,0)
3
Note 3
3
Note 3
3
Note 3
×
cccc,imm5,reg2,reg3 rrrrr111111iiiii
wwwww011000cccc0
if conditions are satisfied
then GR[reg3]←sign-extended(imm5)
else GR[reg3]←GR[reg2]
1 1 1
CMOV
cccc,reg1,reg2,reg3 r rr r r1 1 11 1 1R RR R
wwwww011001cccc0
if conditions are satisfied
then GR[reg3]←GR[reg1]
else GR[reg3]←GR[reg2]
1 1 1
reg1,reg2 rrr rr0 0111 1RR RRR result←GR[reg2]–GR[reg1] 1 1 1 × × × × CMP
imm5,reg2 rrrrr010011iiiii result←GR[reg2]–sign-extend(imm5) 1 1 1 × × × ×
CTRET 0000011111100000
0000000101000100
PC←CTPC
PSW←CTPSW
3
Note 22
3
Note 22
3
Note 22
R R R R R
DBRET 0000011111100000
0000000101000110
PC←DBPC
PSW←DBPSW
3
Note 22
3
Note 22
3
Note 22
R R R R R
<R>
<R>
<R>
<R>
APPENDIX D INSTRUCTION SET LIST
User’s Manual U16541EJ5V1UD 1131
(2/6)
Execution
Clock
Flags Mnemonic Operand Opcode Operation
i r l CY OV S Z SAT
DBTRAP 1111100001000000 DBPC←PC+2 (restored PC)
DBPSW←PSW
PSW.NP←1
PSW.EP←1
PSW.ID←1
PC←00000060H
3
Note 22
3
Note 22
3
Note 22
DI 0000011111100000
0000000101100000
PSW.ID←1 1 1 1
imm5,list12 0000011001iiiiiL
LLLLLLLLLLL00000
sp←sp+zero-extend(imm5 logically shift left by 2)
GR[reg in list12]←Load-memory(sp,Word)
sp←sp+4
repeat 2 steps above until all regs in list12 is loaded
n+1
Note 4
n+1
Note 4
n+1
Note 4
DISPOSE
imm5,list12,[reg1] 0 0 0 0 0 1 1 0 0 1 i i i i i L
LLLLLLLLLLLRRRRR
Note 5
sp←sp+zero-extend(imm5 logically shift left by 2)
GR[reg in list12]←Load-memory(sp,Word)
sp←sp+4
repeat 2 steps above until all regs in list12 is loaded
PC←GR[reg1]
n+3
Note 4
n+3
Note 4
n+3
Note 4
DIV reg1,reg2,reg3 rr rrr 1111 11R RRRR
wwwww01011000000
GR[reg2]←GR[reg2]÷GR[reg1]
GR[reg3]←GR[reg2]%GR[reg1]
35 35 35 × × ×
reg1,reg2 rrr rr0 0001 0RR RRR GR[reg2]←GR[reg2]÷GR[reg1]Note 6 35 35 35 × × ×
DIVH
reg1,reg2,reg3 rrrr r11 1111 RRRR R
wwwww01010000000
GR[reg2]←GR[reg2]÷GR[reg1]Note 6
GR[reg3]←GR[reg2]%GR[reg1]
35 35 35 × × ×
DIVHU reg1,reg2,reg3 r rrr r11 1111 RRRR R
wwwww01010000010
GR[reg2]←GR[reg2]÷GR[reg1]Note 6
GR[reg3]←GR[reg2]%GR[reg1]
34 34 34 × × ×
DIVU reg1,reg2,reg3 rr rrr1 111 11R RRRR
wwwww01011000010
GR[reg2]←GR[reg2]÷GR[reg1]
GR[reg3]←GR[reg2]%GR[reg1]
34 34 34 × × ×
EI 1000011111100000
0000000101100000
PSW.ID←0 1 1 1
HALT 0000011111100000
0000000100100000
Stop 1 1 1
HSW reg2,reg3 r r rr r1 1 11 11 0 00 00
wwwww01101000100
GR[reg3]←GR[reg2](15 : 0) ll GR[reg2] (31 : 16) 1 1 1 × 0 × ×
JARL disp22,reg2 r r r r r 1 1 1 10 dd dd d d
ddddddddddddddd0
Note 7
GR[reg2]←PC+4
PC←PC+sign-extend(disp22)
2
Note 22
2
Note 22
2
Note 22
JMP [reg1] 00000000011RRRRR PC←GR[reg1] 3
Note 22
3
Note 22
3
Note 22
JR disp22 0000011110dddddd
ddddddddddddddd0
Note 7
PC←PC+sign-extend(disp22) 2
Note 22
2
Note 22
2
Note 22
LD.B disp16[reg1],reg2 rrr rr1 1100 0RR RRR
dddddddddddddddd
adr←GR[reg1]+sign-extend(disp16)
GR[reg2]←sign-extend(Load-memory(adr,Byte))
1 1
Note
11
LD.BU disp16[reg1],reg2 rr rrr1 111 0bR RRRR
dddddddddddddd1
Notes 8, 10
adr←GR[reg1]+sign-extend(disp16)
GR[reg2]←zero-extend(Load-memory(adr,Byte))
1 1
Note
11
<R>
<R>
<R>
<R>
APPENDIX D INSTRUCTION SET LIST
User’s Manual U16541EJ5V1UD
1132
(3/6)
Execution
Clock
Flags Mnemonic Operand Opcode Operation
i r l CY OV S Z SAT
LD.H disp16[reg1],reg2 rrrrr111001RRRRR
ddddddddddddddd0
Note 8
adr←GR[reg1]+sign-extend(disp16)
GR[reg2]←sign-extend(Load-memory(adr,Halfword))
1 1
Note
11
Other than regID = PSW 1 1 1 LDSR reg2,regID rrrrr111111RRRRR
0000000000100000
Note 12
SR[regID]←GR[reg2]
regID = PSW 1 1 1 × × × × ×
LD.HU disp16[reg1],reg2 rr rrr 111 111 RRRR R
ddddddddddddddd1
Note 8
adr←GR[reg1]+sign-extend(disp16)
GR[reg2]←zero-extend(Load-memory(adr,Halfword)
1 1
Note
11
LD.W disp16[reg1],reg2 rr rrr1 110 01R RRRR
ddddddddddddddd1
Note 8
adr←GR[reg1]+sign-extend(disp16)
GR[reg2]←Load-memory(adr,Word)
1 1
Note
11
reg1,reg2 rrr rr0 0000 0RR RRR GR[reg2]←GR[reg1] 1 1 1
imm5,reg2 rrrrr010000iiiii GR[reg2]←sign-extend(imm5) 1 1 1
MOV
imm32,reg1 00000110001RRRRR
iiiiiiiiiiiiiiii
IIIIIIIIIIIIIIII
GR[reg1]←imm32 2 2 2
MOVEA imm16,reg1,reg2 rr rrr1 100 01R RRRR
iiiiiiiiiiiiiiii
GR[reg2]←GR[reg1]+sign-extend(imm16) 1 1 1
MOVHI imm16,reg1,reg2 rrr rr1 1001 0RR RRR
iiiiiiiiiiiiiiii
GR[reg2]←GR[reg1]+(imm16 ll 016) 1 1 1
reg1,reg2,reg3 rrrr r11 1111 RRRR R
wwwww01000100000
GR[reg3] ll GR[reg2]←GR[reg2]xGR[reg1]
Note 14
1 4 5 MUL
imm9,reg2,reg3 rrrrr111111iiiii
wwwww01001IIII00
Note 13
GR[reg3] ll GR[reg2]←GR[reg2]xsign-extend(imm9) 1 4 5
reg1,reg2 rrr rr0 0011 1RR RRR
GR[reg2]←GR[reg2]Note 6xGR[reg1]Note 6 1 1 2
MULH
imm5,reg2 rrrrr010111iiiii GR[reg2]←GR[reg2]Note 6xsign-extend(imm5) 1 1 2
MULHI imm16,reg1,reg2 rrr rr1 1011 1R RRRR
iiiiiiiiiiiiiiii
GR[reg2]←GR[reg1]Note 6ximm16 1 1 2
reg1,reg2,reg3 rrrr r11 1111 RRRR R
wwwww01000100010
GR[reg3] ll GR[reg2]←GR[reg2]xGR[reg1]
Note 14
1 4 5 MULU
imm9,reg2,reg3 rrrrr111111iiiii
wwwww01001IIII10
Note 13
GR[reg3] ll GR[reg2]←GR[reg2]xzero-extend(imm9) 1 4 5
NOP 0000000000000000 Pass at least one clock cycle doing nothing. 1 1 1
NOT reg1,reg2 r rrr r0 0000 1RR RRR GR[reg2]←NOT(GR[reg1]) 1 1 1 0 × ×
bit#3,disp16[reg1] 01bbb111110RRRRR
dddddddddddddddd
adr←GR[reg1]+sign-extend(disp16)
Z flag←Not(Load-memory-bit(adr,bit#3))
Store-memory-bit(adr,bit#3,Z flag)
3
Note 3
3
Note 3
3
Note 3
×
NOT1
reg2,[reg1] rrr rr1 1111 1R RRRR
0000000011100010
adr←GR[reg1]
Z flag←Not(Load-memory-bit(adr,reg2))
Store-memory-bit(adr,reg2,Z flag)
3
Note 3
3
Note 3
3
Note 3
×
APPENDIX D INSTRUCTION SET LIST
User’s Manual U16541EJ5V1UD 1133
(4/6)
Execution
Clock
Flags Mnemonic Operand Opcode Operation
i r l CY OV S Z SAT
OR reg1,reg2 r rrr r00 100 0RRR RR GR[reg2]←GR[reg2]OR GR[reg1] 1 1 1 0 × ×
ORI imm16,reg1,reg2 rr rrr 110 100 RRRRR
iiiiiiiiiiiiiiii
GR[reg2]←GR[reg1]OR zero-extend(imm16) 1 1 1 0 × ×
list12,imm5 0000011110iiiiiL
LLLLLLLLLLL00001
Store-memory(sp–4,GR[reg in list12],Word)
sp←sp–4
repeat 1 step above until all regs in list12 is stored
sp←sp-zero-extend(imm5)
n+1
Note 4
n+1
Note 4
n+1
Note 4
PREPARE
list12,imm5,
sp/immNote 15
0000011110iiiiiL
LLLLLLLLLLLff011
imm16/imm32
Note 16
Store-memory(sp–4,GR[reg in list12],Word)
sp←sp+4
repeat 1 step above until all regs in list12 is stored
sp←sp-zero-extend (imm5)
ep←sp/imm
n+2
Note 4
Note 17
n+2
Note 4
Note 17
n+2
Note 4
Note 17
RETI 0000011111100000
0000000101000000
if PSW.EP=1
then PC ←EIPC
PSW ←EIPSW
else if PSW.NP=1
then PC ←FEPC
PSW ←FEPSW
else PC ←EIPC
PSW ←EIPSW
3
Note 22
3
Note 22
3
Note 22
R R R R R
reg1,reg2 rrr rr1 1111 1RR RRR
0000000010100000
GR[reg2]←GR[reg2]arithmetically shift right
by GR[reg1]
1 1 1 × 0 × × SAR
imm5,reg2 rrrrr010101iiiii GR[reg2]←GR[reg2]arithmetically shift right
by zero-extend (imm5)
1 1 1 × 0 × ×
SASF cccc,reg2 rrrrr1111110cccc
0000001000000000
if conditions are satisfied
then GR[reg2]←(GR[reg2]Logically shift left by 1)
OR 00000001H
else GR[reg2]←(GR[reg2]Logically shift left by 1)
OR 00000000H
1 1 1
reg1,reg2 rrr rr0 0011 0RR RRR GR[reg2]←saturated(GR[reg2]+GR[reg1]) 1 1 1 × × × × × SATADD
imm5,reg2 rrrrr010001iiiii GR[reg2]←saturated(GR[reg2]+sign-extend(imm5) 1 1 1 × × × × ×
SATSUB reg1,reg2 r rrr r00 010 1RRR RR GR[reg2]←saturated(GR[reg2]–GR[reg1]) 1 1 1 × × × × ×
SATSUBI imm16,reg1,reg2 r rrr r11 001 1RRRR R
iiiiiiiiiiiiiiii
GR[reg2]←saturated(GR[reg1]–sign-extend(imm16) 1 1 1 × × × × ×
SATSUBR reg1,reg2 r rrr r00 010 0RRR RR GR[reg2]←saturated(GR[reg1]–GR[reg2]) 1 1 1 × × × × ×
SETF cccc,reg2 rrrrr1111110cccc
0000000000000000
If conditions are satisfied
then GR[reg2]←00000001H
else GR[reg2]←00000000H
1 1 1
<R>
APPENDIX D INSTRUCTION SET LIST
User’s Manual U16541EJ5V1UD
1134
(5/6)
Execution
Clock
Flags Mnemonic Operand Opcode Operation
i r l CY OV S Z SAT
bit#3,disp16[reg1] 00bbb111110RRRRR
dddddddddddddddd
adr←GR[reg1]+sign-extend(disp16)
Z flag←Not (Load-memory-bit(adr,bit#3))
Store-memory-bit(adr,bit#3,1)
3
Note 3
3
Note 3
3
Note 3
×
SET1
reg2,[reg1] rrr rr11111 1RRR RR
0000000011100000
adr←GR[reg1]
Z flag←Not(Load-memory-bit(adr,reg2))
Store-memory-bit(adr,reg2,1)
3
Note 3
3
Note 3
3
Note 3
×
reg1,reg2 rrr rr1 1111 1RR RRR
0000000011000000
GR[reg2]←GR[reg2] logically shift left by GR[reg1] 1 1 1 × 0 × × SHL
imm5,reg2 rrrrr010110iiiii GR[reg2]←GR[reg2] logically shift left
by zero-extend(imm5)
1 1 1 × 0 × ×
reg1,reg2 rrr rr1 1111 1RR RRR
0000000010000000
GR[reg2]←GR[reg2] logically shift right by GR[reg1] 1 1 1 × 0 × × SHR
imm5,reg2 rrrrr010100iiiii GR[reg2]←GR[reg2] logically shift right
by zero-extend(imm5)
1 1 1 × 0 × ×
SLD.B disp7[ep],reg2 r rr r r 0 1 1 0d d dd d dd adr←ep+zero-extend(disp7)
GR[reg2]←sign-extend(Load-memory(adr,Byte))
1 1
Note 9
SLD.BU disp4[ep],reg2
rrrrr0000110dddd
Note 18
adr←ep+zero-extend(disp4)
GR[reg2]←zero-extend(Load-memory(adr,Byte))
1 1
Note 9
SLD.H disp8[ep],reg2 r r r r r1 00 0d d dd d d d
Note 19
adr←ep+zero-extend(disp8)
GR[reg2]←sign-extend(Load-memory(adr,Halfword))
1 1
Note 9
SLD.HU disp5[ep],reg2
rrrrr0000111dddd
Notes 18, 20
adr←ep+zero-extend(disp5)
GR[reg2]←zero-extend(Load-memory(adr,Halfword))
1 1
Note 9
SLD.W disp8[ep],reg2 rrrrr1010dddddd0
Note 21
adr←ep+zero-extend(disp8)
GR[reg2]←Load-memory(adr,Word)
1 1
Note 9
SST.B reg2,disp7[ep] r r r r r 0 1 1 1d dd d dd d adr←ep+zero-extend(disp7)
Store-memory(adr,GR[reg2],Byte)
1 1 1
SST.H reg2,disp8[ep] r r r r r1 00 1d dd d dd d
Note 19
adr←ep+zero-extend(disp8)
Store-memory(adr,GR[reg2],Halfword)
1 1 1
SST.W reg2,disp8[ep] rrrrr1010dddddd1
Note 21
adr←ep+zero-extend(disp8)
Store-memory(adr,GR[reg2],Word)
1 1 1
ST.B reg2,disp16[reg1] rrrr r11 101 0RRRR R
dddddddddddddddd
adr←GR[reg1]+sign-extend(disp16)
Store-memory(adr,GR[reg2],Byte)
1 1 1
ST.H reg2,disp16[reg1] r rrr r111 011 RRRR R
ddddddddddddddd0
Note 8
adr←GR[reg1]+sign-extend(disp16)
Store-memory (adr,GR[reg2], Halfword)
1 1 1
ST.W reg2,disp16[reg1] rrrrr111011RRRRR
ddddddddddddddd1
Note 8
adr←GR[reg1]+sign-extend(disp16)
Store-memory (adr,GR[reg2], Word)
1 1 1
STSR regID,reg2 rr rrr1 111 11R RRRR
0000000001000000
GR[reg2]←SR[regID] 1 1 1
APPENDIX D INSTRUCTION SET LIST
User’s Manual U16541EJ5V1UD 1135
(6/6)
Execution
Clock
Flags Mnemonic Operand Opcode Operation
i r l CY OV S Z SAT
SUB reg1,reg2 r rrr r00 110 1RR RRR GR[reg2]←GR[reg2]–GR[reg1] 1 1 1 × × × ×
SUBR reg1,reg2 r rrr r00 1100 RRRR R GR[reg2]←GR[reg1]–GR[reg2] 1 1 1 × × × ×
SWITCH reg1 00000000010RRRRR adr←(PC+2) + (GR [reg1] logically shift left by 1)
PC←(PC+2) + (sign-extend
(Load-memory (adr,Halfword))
logically shift left by 1
5 5 5
SXB reg1 00000000101RRRRR GR[reg1]←sign-extend
(GR[reg1] (7 : 0))
1 1 1
SXH reg1 00000000111RRRRR GR[reg1]←sign-extend
(GR[reg1] (15 : 0))
1 1 1
TRAP vector 00000111111iiiii
0000000100000000
EIPC ←PC+4 (Restored PC)
EIPSW ←PSW
ECR.EICC ←Interrupt code
PSW.EP ←1
PSW.ID ←1
PC ←00000040H
(when vector is 00H to 0FH)
00000050H
(when vector is 10H to 1FH)
3
Note 22
3
Note 22
3
Note 22
TST reg1,reg2 r rrr r00 101 1RR RRR result←GR[reg2] AND GR[reg1] 1 1 1 0 × ×
bit#3,disp16[reg1] 11bbb111110RRRRR
dddddddddddddddd
adr←GR[reg1]+sign-extend(disp16)
Z flag←Not (Load-memory-bit (adr,bit#3))
3
Note 3
3
Note 3
3
Note 3
×
TST1
reg2, [reg1] rr rrr1 1111 1RR RRR
0000000011100110
adr←GR[reg1]
Z flag←Not (Load-memory-bit (adr,reg2))
3
Note 3
3
Note 3
3
Note 3
×
XOR reg1,reg2 rr rr r001 001 RRRR R GR[reg2]←GR[reg2] XOR GR[reg1] 1 1 1 0 × ×
XORI imm16,reg1,reg2 rrrr r11 010 1RRR RR
iiiiiiiiiiiiiiii
GR[reg2]←GR[reg1] XOR zero-extend (imm16) 1 1 1 0 × ×
ZXB reg1 00000000100RRRRR GR[reg1]←zero-extend (GR[reg1] (7 : 0)) 1 1 1
ZXH reg1 00000000110RRRRR GR[reg1]←zero-extend (GR[reg1] (15 : 0)) 1 1 1
Notes 1. dddddddd: Higher 8 bits of disp9.
2. 3 if there is an instruction that rewrites the contents of the PSW immediately before.
3. If there is no wait state (3 + the number of read access wait states).
4. n is the total number of list12 load registers. (According to the number of wait states. Also, if there
are no wait states, n is the total number of list12 registers. If n = 0, same operation as when n = 1)
5. RRRRR: other than 00000.
6. The lower halfword data only are valid.
7. ddddddddddddddddddddd: The higher 21 bits of disp22.
8. ddddddddddddddd: The higher 15 bits of disp16.
9. According to the number of wait states (1 if there are no wait states).
10. b: bit 0 of disp16.
11. According to the number of wait states (2 if there are no wait states).
<R>
APPENDIX D INSTRUCTION SET LIST
User’s Manual U16541EJ5V1UD
1136
Notes 12. In this instruction, for convenience of mnemonic description, the source register is made reg2, but the
reg1 field is used in the opcode. Therefore, the meaning of register specification in the mnemonic
description and in the opcode differs from other instructions.
rrrrr = regID specification
RRRRR = reg2 specification
13. iiiii: Lower 5 bits of imm9.
IIII: Higher 4 bits of imm9.
14. Do not specify the same register for general-purpose registers reg1 and reg3.
15. sp/imm: specified by bits 19 and 20 of the sub-opcode.
16. ff = 00: Load sp in ep.
01: Load sign expanded 16-bit immediate data (bits 47 to 32) in ep.
10: Load 16-bit logically left shifted 16-bit immediate data (bits 47 to 32) in ep.
11: Load 32-bit immediate data (bits 63 to 32) in ep.
17. If imm = imm32, n + 3 clocks.
18. rrrrr: Other than 00000.
19. ddddddd: Higher 7 bits of disp8.
20. dddd: Higher 4 bits of disp5.
21. dddddd: Higher 6 bits of disp8.
22. +1 clock for the V850ES/SG2-H.
<R>
User’s Manual U16541EJ5V1UD 1137
APPENDIX E REVISION HISTORY
E.1 Major Revisions in This Edition
(1/10)
Page Description
Throughout • All product are changed to lead-free products.
• Addition of V850ES/SG2-H
pp. 26, 27 Modification of description in 1.2 Features
pp. 31, 33 Addition of Note to 1.5 Pin Configuration (Top View)
p. 35 Addition of description of Note to 1.6.1 Internal block diagram
p. 39 Addition of description of Note to 2.1 (1) Port pins
p. 43 Addition of description to 2.1 (2) Non-port pins
p. 49 Modification of description in Table 2-2 Pin Operation States in Various Modes
pp. 50, 51 Modification of description in 2.3 Pin I/O Circuit Types, I/O Buffer Power Supplies, and Connection of
Unused Pins
p. 53 Addition of description to Figure 2-1 Pin I/O Circuits
p. 54 Modification of description in 2.4 (1) Cautions on power application
p. 54 Addition of 2.4 (2) Cautions on FLMD0 pin
p. 55 Addition of description to 3.1 Features
p. 58 Addition of Note in Table 3-2 System Register Numbers
p. 63 Addition of description to 3.2.2 (6) Exception/debug trap status saving registers (DBPC and DBPSW)
p. 64 Modification of description in 3.3.1 Specifying operation mode
p. 73 Addition of Caution to 3.4.4 (3) On-chip peripheral I/O area
p. 74 Modification of Caution in 3.4.4 (5) External memory area
pp. 79, 86 Addition of Note to 3.4.6 Peripheral I/O registers
p. 89 Modification and addition of Note to 3.4.8 Special registers
p. 92 Modification of description in 3.4.8 (3) (a) Set condition (PRERR flag = 1)
p. 93 Addition of description to 3.4.9 (1) (a) System wait control register (VSWC)
p. 94 Modification of description in 3.4.9 (2) Accessing specific on-chip peripheral I/O registers
p. 106 Addition of Caution to 4.3.1 (5) Port 0 function register (PF0)
p. 107 Modification of Caution in Table 4-5 Port 1 Alternate-Function Pins
p. 107 Addition of Caution to 4.3.2 (1) Port 1 register (P1)
p. 108 Modification of Caution in Table 4-6 Port 3 Alternate-Function Pins
p. 114 Addition of Caution to 4.3.3 (7) Port 3 function register (PF3)
p. 117 Addition of Caution to 4.3.4 (5) Port 4 function register (PF4)
p. 118 Modification of Caution in Table 4-8 Port 5 Alternate-Function Pins
p. 121 Addition of Caution to 4.3.5 (7) Port 5 function register (PF5)
p. 122 Modification of description in 4.3.6 (1) Port 7 register H, port 7 register L (P7H, P7L)
p. 124 Modification of Caution in Table 4-10 Port 9 Alternate-Function Pins
p. 127 Modification of Caution in 4.3.7 (3) Port 9 mode control register (PMC9)
p. 128 Modification of Caution in 4.3.7 (4) Port 9 function control register (PFC9)
p. 131 Addition of Caution to 4.3.7 (7) Port 9 function register (PF9)
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD
1138
(2/10)
Page Description
pp. 144, 146 to
149, 151, 153,
156, 158 to 170
Modification of Figure 4-6, Figure 4-8 to Figure 4-11, Figure 4-13 to Figure 4-15, Figure 4-18, Figure 4-20
to Figure 4-32
pp. 175 to 177 Modification of Note to Table 4-15 Using Port Pin as Alternate-Function Pin
p. 183 Addition of Caution to 4.6.3 Cautions on on-chip debug pins
p. 183 Modification of description in 4.6.5 Cautions on P10, P11, and P53 pins when power is turned on
p. 183 Modification of description in 4.6.6 Hysteresis characteristics
p. 183 Addition of 4.6.7 Cautions on separate bus mode
p. 184 Deletion of description to 5.1 Features
p. 188 Addition of 5.5.1 (2) In V850ES/SG2-H
p. 197 Modification of description in 5.6.1 (1) Data wait control register 0 (DWC0)
p. 200 Modification of description in 5.6.4 (1) Address wait control register (AWC)
p. 211 Addition of description to 6.1 Overview
p. 213 Addition of description to 6.2 (1) Main clock oscillator
p. 218 Addition of Note to 6.3 (3) CPU operation clock status register (CCLS)
p. 220 Addition of description to 6.5.1 Overview
p. 220 Addition of Caution to 6.5.2 (1) PLL control register (PLLCTL)
p. 221 Addition of description to 6.5.2 (2) Clock control register (CKC)
p. 223 Modification of description in 6.5.3 (1) (b) To set IDLE2/STOP mode in PLL operation mode
p. 228 Modification of Note in 7.4 (1) TMPn control register 0 (TPnCTL0)
p. 229 Addition of description to 7.4 (2) TMPn control register 1 (TPnCTL1)
p. 231 Addition of Note and Caution to 7.4 (3) TMPn I/O control register 0 (TPnIOC0)
p. 232 Modification of description in 7.4 (4) TMPn I/O control register 1 (TPnIOC1)
p. 234 Addition of description to 7.4 (6) TMPn option register 0 (TPnOPT0)
p. 236 Addition of description to 7.4 (7) (a) Function as compare register
p. 236 Addition of description to 7.4 (7) (b) Function as capture register
p. 236 Addition of Note and Remark to Table 7-2 Function of Capture/Compare Register in Each Mode and
How to Write Compare Register
p. 238 Addition of description to 7.4 (8) (a) Function as compare register
p. 238 Addition of description to 7.4 (8) (b) Function as capture register
p. 238 Addition of Note and Remark to Table 7-3 Function of Capture/Compare Register in Each Mode and
How to Write Compare Register
p. 242 Addition of 7.6 (1) Counter basic operation
p. 243 Addition of 7.6 (2) Anytime write and batch write
p. 248 Modification of description in 7.6.1 Interval timer mode (TPnMD2 to TPnMD0 bits = 000)
pp. 249 to 251 Modification of description in Figure 7-8 Register Setting for Interval Timer Mode Operation
p. 252 Addition of description to Figure 7-9 Software Processing Flow in Interval Timer Mode
p. 253 Modification of description and Figure in 7.6.1 (2) (a) Operation if TPnCCR0 register is set to 0000H
pp. 257,258 Addition of description to 7.6.1 (2) (d) Operation of TPnCCR1 register
p. 259 Addition of 7.6.1 (3) Operation by external event count input (TIPn0)
pp. 260 to 263 Modification of description in 7.6.2 External event count mode (TPnMD2 to TPnMD0 bits = 001)
p. 261 Modification of description in Figure 7-14 Basic Timing in External Event Count Mode
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD 1139
(3/10)
Page Description
p. 263 Modification of description in Figure 7-15 Register Setting for Operation in External Event Count Mode
p. 265 Modification of description in 7.6.2 (2) (a) Operation if TPnCCR0 register is set to FFFFH
p. 266 Modification of description in 7.6.2 (2) (b) Notes on rewriting the TPnCCR0 register
p. 268 Addition of description to 7.6.2 (2) (c) Operation of TPnCCR1 register
p. 269 Addition of Note and Caution to Figure 7-20 Configuration in External Trigger Pulse Output Mode
pp. 270, 271 Modification of description in Figure 7-22 Setting of Registers in External Trigger Pulse Output Mode
p. 277 Modification of description in 7.6.3 (2) (b) 0%/100% output of PWM waveform
p. 281 Addition of Note and Caution to Figure 7-24 Configuration in One-Shot Pulse Output Mode
p. 282 Modification of description in 7.6.4 One-shot pulse output mode (TPnMD2 to TPnMD0 bits = 011)
pp. 283, 284 Modification of description in Figure 7-26 Setting of Registers in One-Shot Pulse Output Mode
p. 288 Modification of Figure 7-28 Configuration in PWM Output Mode
p. 295 Modification of description in 7.6.5 (2) (b) 0%/100% output of PWM waveform
p. 297 Addition of Note to Figure 7-32 Configuration in Free-Running Timer Mode
p. 301 Addition of Note to Figure 7-35 Register Setting in Free-Running Timer Mode
p. 314 Addition of 7.6.6 (3) Note on capture operation
p. 315 Modification of Figure and Caution in Figure 7-38 Configuration in Pulse Width Measurement Mode
pp. 317, 318 Modification of description in Figure 7-40 Register Setting in Pulse Width Measurement Mode
p. 319 Deletion of description in Figure 7-41 Software Processing Flow in Pulse Width Measurement Mode
p. 320 Addition of 7.6.7 (3) Notes
p. 328 Modification of Note to 8.4 (1) TMQ0 control register 0 (TQ0CTL0)
p. 329 Addition of description to 8.4 (2) TMQ0 control register 1 (TQ0CTL1)
p. 330 Addition of Note and Caution to 8.4 (3) TMQ0 I/O control register 0 (TQ0IOC0)
p. 333 Addition of description to 8.4 (6) TMQ0 option register 0 (TQ0OPT0)
p. 335 Addition of description to 8.4 (7) (a) Function as compare register
p. 335 Addition of description to 8.4 (7) (b) Function as capture register
p. 335 Addition of Note and Remark in Table 8-2 Function of Capture/Compare Register in Each Mode and
How to Write Compare Register
p. 337 Addition of description to 8.4 (8) (a) Function as compare register
p. 337 Addition of description to 8.4 (8) (b) Function as capture register
p. 337 Addition of Note and Remark in Table 8-3 Function of Capture/Compare Register in Each Mode and
How to Write Compare Register
p. 339 Addition of description to 8.4 (9) (a) Function as compare register
p. 339 Addition of description to 8.4 (9) (b) Function as capture register
p. 339 Addition of Note and Remark in Table 8-4 Function of Capture/Compare Register in Each Mode and
How to Write Compare Register
p. 341 Addition of description to 8.4 (10) (a) Function as compare register
p. 341 Addition of description to 8.4 (10) (b) Function as capture register
p. 341 Addition of Note and Remark in Table 8-5 Function of Capture/Compare Register in Each Mode and
How to Write Compare Register
p. 344 Addition of 8.6 (1) Counter basic operation
p. 346 Addition of 8.6 (2) Anytime write and batch write
p. 351 Modification of description in 8.6.1 Interval timer mode (TQ0MD2 to TQ0MD0 bits = 000)
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD
1140
(4/10)
Page Description
pp. 352 to 354 Modification of description in Figure 8-8 Register Setting for Interval Timer Mode Operation
p. 355 Addition of description to Figure 8-9 Software Processing Flow in Interval Timer Mode
p. 356 Modification of description and Figure in 8.6.1 (2) (a) Operation if TQ0CCR0 register is set to 0000H
pp. 359, 360 Addition of description to 8.6.1 (2) (d) Operation of TQ0CCR1 to TQ0CCR3 registers
p. 361 Addition of 8.6.1 (3) Operation by external event count input (TIQ00)
pp. 362, 364 Addition of description to 8.6.2 External event count mode (TQ0MD2 to TQ0MD0 bits = 001)
p. 363 Modification of description in Figure 8-14 Basic Timing in External Event Count Mode
p. 365 Modification of description in Figure 8-15 Register Setting for Operation in External Event Count Mode
p. 367 Modification of description in 8.6.2 (2) (a) Operation if TQ0CCR0 register is set to FFFFH
p. 368 Modification of description in 8.6.2 (2) (b) Notes on rewriting the TQ0CCR0 register
p. 369 Addition of description to 8.6.2 (2) (c) Operation of TQ0CCR1 to TQ0CCR3 registers
p. 372 Modification of description in 8.6.3 External trigger pulse output mode (TQ0MD2 to TQ0MD0 bits = 010)
p. 372 Addition of Note and Caution to Figure 8-20 Configuration in External Trigger Pulse Output Mode
pp. 374 to 376 Modification of description in Figure 8-22 Setting of Registers in External Trigger Pulse Output Mode
p. 381 Modification of description in 8.6.3 (2) (b) 0%/100% output of PWM waveform
p. 385 Addition of Note and Caution to Figure 8-24 Configuration in One-Shot Pulse Output Mode
p. 385 Modification of description in 8.6.4 One-shot pulse output mode (TQ0MD2 to TQ0MD0 bits = 011)
pp. 387 to 389 Modification of description in Figure 8-26 Setting of Registers in One-Shot Pulse Output Mode
p. 394 Modification of Figure 8-28 Configuration in PWM Output Mode
p. 403 Modification of description in 8.6.5 (2) (b) 0%/100% output of PWM waveform
p. 406 Addition of Note to Figure 8-32 Configuration in Free-Running Timer Mode
p. 410 Addition of Note to Figure 8-35 Register Setting in Free-Running Timer Mode
p. 425 Addition of 8.6.6 (3) Note on capture operation
p. 426 Modification of Figure and additioin of Caution to Figure 8-38 Configuration in Pulse Width Measurement
Mode
pp. 428, 429 Modification of description in Figure 8-40 Register Setting in Pulse Width Measurement Mode
p. 430 Deletion of description in Figure 8-41 Software Processing Flow in Pulse Width Measurement Mode
p. 431 Addition of 8.6.7 (3) Note
p. 435 Modification of Figure 9-3 Basic Timing of Operation in Interval Timer Mode
p. 438 Modification of figure in 9.4.1 (2) (a) Operation if TM0CMP0 register is set to 0000H
p. 438 Modification of figure in 9.4.1 (2) (b) Operation if TM0CMP0 register is set to N
p. 439 Addition of 9.4.2 (3) Do not set the TM0CMP0 register to FFFFH
p. 452 Modification and addition of Caution to 11.3 (1) Watchdog timer mode register 2 (WDTM2)
p. 453 Modification of description in Table 11-2 Watchdog Timer 2 Clock Selection
p. 454 Addition of Caution to 11.3 (2) Watchdog timer enable register (WDTE)
p. 467 Modification and addition of Note to 13.4 (1) A/D converter mode register 0 (ADA0M0)
p. 468 Addition and modification of Note to 13.4 (2) A/D converter mode register 1 (ADA0M1)
p. 469 Modification of description in Table 13-2 Conversion Time Selection in Normal Conversion Mode
(ADA0HS1 Bit = 0)
p. 470 Modification of description in Table 13-3 Conversion Time Selection in High-Speed Conversion Mode
(ADA0HS1 Bit = 1)
p. 471 Addition of Caution to 13.4 (3) A/D converter mode register 2 (ADA0M2)
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD 1141
(5/10)
Page Description
p. 472 Addition of Caution to 13.4 (4) Analog input channel specification register (ADA0S)
p. 475 Addition of Caution to 13.4 (6) Power-fail compare mode register (ADA0PFM)
p. 476 Addition of Caution to 13.4 (7) Power-fail compare threshold value register (ADA0PFT)
p. 477 Addition of Remark to 13.5.1 Basic operation
p. 478 Modification of description in Figure 13-3 Conversion Operation Timing (Continuous Conversion)
p. 479 Addition of description to 13.5.3 (1) Software trigger mode
p. 479 Addition of description to 13.5.3 (2) External trigger mode
p. 480 Addition of description to 13.5.3 (3) Timer trigger mode
p. 491 Modification of description in 13.6 (4) Alternate I/O
p. 492 Modification of description in Figure 13-14 Internal Equivalent Circuit of ANIn Pin
p. 493 Modification of description in 13.6 (8) Reading ADA0CRn register
p. 494 Modification of description in 13.6 (10) Restriction for each mode
p. 507 Addition of description to 15.2 Features
p. 508 Modification of Block Diagram in Figure 15-4 Block Diagram of Asynchronous Serial Interface An
p. 511 Modification of description in 15.4 (1) UARTAn control register 0 (UAnCTL0)
pp. 512, 513 Addition of description to 15.4 (4) UARTAn option control register 0 (UAnOPT0)
p. 514 Addition of Caution to 15.4 (5) UARTAn status register (UAnSTR)
p. 516 Addition of description to 15.4 (6) UARTAn receive data register (UAnRX)
p. 516 Addition of description to 15.4 (7) UARTAn transmit data register (UAnTX)
p. 519 Modification of description in Figure 15-5 UARTA Transmit/Receive Data Format
p. 523 Addition of Caution to 15.6.4 SBF reception
p. 527 Modification of Figure 15-12 Continuous Transmission Operation Timing
p. 533 Addition of Caution to Figure 15-16 Configuration of Baud Rate Generator
p. 533 Addition of description to 15.7 (1) (a) Base clock
p. 537 Addition of description to Table 15-3 Baud Rate Generator Setting Data
p. 544 Addition of description to 16.2 Features
pp. 547, 549 Addition of Note and Caution in 16.4 (1) CSIBn control register 0 (CBnCTL0)
p. 550 Addition of 16.4 (1) (a) How to use CBnSCE bit
p. 551 Addition of Note to 16.4 (2) CSIBn control register 1 (CBnCTL1)
p. 554 Addition of Caution to 16.4 (4) CSIBn status register (CBnSTR)
p. 555 Addition of 16.5 Interrupt Request Signals
p. 556 Addition of 16.6.1 Single transfer mode (master mode, transmission mode)
p. 558 Modification of description in 16.6.2 Single transfer mode (master mode, reception mode)
p. 560 Modification of description in 16.6.3 Single transfer mode (master mode, transmission/reception mode)
p. 562 Addition of 16.6.4 Single transfer mode (slave mode, transmission mode)
p. 564 Addition of 16.6.5 Single transfer mode (slave mode, reception mode)
p. 566 Addition of 16.6.6 Single transfer mode (slave mode, transmission/reception mode)
p. 568 Addition of 16.6.7 Continuous transfer mode (master mode, transmission mode)
p. 570 Modification of description in 16.6.8 Continuous transfer mode (master mode, reception mode)
p. 573 Modification of description in 16.6.9 Continuous transfer mode (master mode, transmission/reception
mode)
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD
1142
(6/10)
Page Description
p. 577 Addition of 16.6.10 Continuous transfer mode (slave mode, transmission mode)
p. 579 Modification of description in 16.6.11 Continuous transfer mode (slave mode, reception mode)
p. 582 Modification of description in 16.6.12 Continuous transfer mode (slave mode, transmission/reception
mode)
p. 586 Modification of description in 16.6.13 Reception error
pp. 587, 588 Modification of description in 16.6.14 Clock timing
p. 591 Addition of Caution to 16.8.1 Baud rate generation
p. 603 Deletion of description in 17.4 (1) IIC control registers 0 to 2 (IICC0 to IICC2)
p. 612 Addition of description to 17.4 (6) I2C0n transfer clock setting method
pp. 613, 614 Addition of description and Note to Table 17-2 Clock Settings
p. 624 Modification of description in 17.6.6 Wait state
p. 625 Addition of Note to 17.6.7 Wait state cancellation method
p. 627 Addition of Note to 17.7.1 (1) Start ~ Address ~ Data ~ Data ~ Stop (normal transmission/reception)
p. 628 Addition of Note and deletion of description to 17.7.1 (2) Start ~ Address ~ Data ~ Start ~ Address ~ Data
~ Stop (restart)
p. 629 Addition of Note to 17.7.1 (3) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)
p. 633 Modification of description in 17.7.2 (4) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop
p. 634 Addition of description to 17.7.3 Slave device operation (when receiving extension code)
p. 637 Modification of description in 17.7.3 (4) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop
p. 639 Addition of description to 17.7.5 Arbitration loss operation (operation as slave after arbitration loss)
p. 641 Addition of description to 17.7.6 Operation when arbitration loss occurs (no communication after
arbitration loss)
p. 645 Modification of description in 17.7.6 (6) When arbitration loss occurs due to low level of SDA0n pin when
attempting to generate a restart condition
p. 647 Modification of description in 17.7.6 (8) When arbitration loss occurs due to low level of SDA0n pin when
attempting to generate a stop condition
p. 650 Addition of description to 17.11 Extension Code
p. 653 Modification of description in 17.14.1 When communication reservation function is enabled
(IICFn.IICRSVn bit = 0)
p. 654 Addition of Note to Table 17-6 Wait Periods
p. 655 Modification of Figure 17-15 Communication Reservation Timing
p. 657 Modification of description in Table 17-7 Wait Periods
p. 659 Modification of description in 17.16 Communication Operations
p. 666 Modification of Figure 17-21 Slave Operation Flowchart (1)
p. 667 Modification of Figure 17-22 Slave Operation Flowchart (2)
pp. 669 to 671 Modification of Figure 17-23 Example of Master to Slave Communication (When 9-Clock Wait Is
Selected for Both Master and Slave)
pp. 672 to 674 Modification of Figure 17-24 Example of Slave to Master Communication (When 9-Clock Wait Is
Selected for Both Master and Slave)
p. 690 Modification of description in Figure 18-10 IEBus Controller Block Diagram
p. 721 Addition of description to 18.3 (17) IEBus clock select register (OCKS2)
p. 743 Addition of Caution to CHAPTER 19 CAN CONTROLLER
p. 744 Deletion of description in Table 19-1 Overview of Functions
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD 1143
(7/10)
Page Description
p. 759 Modification of description in 19.3.6 (4) (b) Error counter
p. 760 Addition of Caution to 19.3.6 (5) (a) Recovery from bus-off state through normal recovery sequence
p. 762 Modification of description in Figure 19-18 Segment Setting
p. 790 Addition of Caution to 19.6 (1) CAN0 global control register (C0GMCTRL)
p. 793 Addition of Caution to 19.6 (3) CAN0 global automatic block transmission control register (C0GMABT)
pp. 797 to 799 Modification of description in 19.6 (6) CAN0 module control register (C0CTRL)
p. 806 Addition of Caution to 19.6 (11) CAN0 module interrupt status register (C0INTS)
p. 811 Addition of Note to 19.6 (15) CAN0 module receive history list register (C0RGPT)
p. 813 Addition of Note to 19.6 (17) CAN0 module transmit history list register (C0TGPT)
p. 820 Addition of Caution to 19.6 (22) CAN0 message ID register m (C0MIDLm, C0MIDHm)
pp. 822, 823 Addition of Caution to 19.6 (23) CAN0 message control register m (C0MCTRLm)
p. 830 Addition of 19.9.2 Reading reception data
p. 831 Addition of Caution to 19.9.3 Receive history list function
p. 838 Addition of Remark to 19.10.1 Message transmission
p. 839 Addition of Caution to 19.10.2 Transmit history list function
p. 845 Addition of description to 19.11.1 (2) Status in CAN sleep mode
p. 845 Addition of description to 19.11.1 (3) Releasing CAN sleep mode
p. 846 Addition of Caution to 19.11.2 (1) Entering CAN stop mode
p. 846 Addition of description to 19.11.2 (2) Status in CAN stop mode
p. 847 Addition of description to 19.11.3 Example of using power saving modes
p. 851 Addition of description to 19.13.3 Self-test mode
p. 852 Addition of 19.13.4 Transmission/reception operation in each operation mode
p. 855 Addition of description to 19.15.1 Bit rate setting conditions
p. 866 Addition of Note to Figure 19-39 Message Buffer Redefinition
p. 870 Addition of Remark to Figure 19-43 Transmission via Interrupt (Using C0LOPT register)
p. 871 Addition of Remark to Figure 19-44 Transmission via Interrupt (Using C0TGPT Register)
p. 872 Addition of Remark to Figure 19-45 Transmission via Software Polling
p. 873 Addition of Note and Caution to Figure 19-46 Transmission Abort Processing (Other Than in Normal
Operation Mode with ABT)
p. 874 Addition of Note and Caution to Figure 19-47 Transmission Abort Processing Except for ABT
Transmission (Normal Operation Mode with ABT)
p. 877 Addition of Remark to Figure 19-49 Reception via Interrupt (Using C0LIPT Register)
p. 878 Modification of Figure and addition of Remark to Figure 19-50 Reception via Interrupt (Using C0RGPT
Register)
p. 879 Modification of Figure and addition of Remark to Figure 19-51 Reception via Software Polling
p. 880 Modification of Figure and deletion of Caution in Figure 19-52 Setting CAN Sleep Mode/Stop Mode
p. 881 Modification of Figure 19-53 Clear CAN Sleep/Stop Mode
p. 882 Addition of Figure and addition of Caution to Figure 19-54 Bus-off Recovery (Other Than in Normal
Operation Mode with ABT)
p. 883 Addition of Figure 19-55 Bus-off Recovery (Normal Operation Mode with ABT)
p. 884 Deletion of a part of Figure 19-56 Normal Shutdown Process
p. 887 Modification of Figure 19-59 Setting CPU Standby (from CAN Sleep Mode)
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD
1144
(8/10)
Page Description
p. 888 Modification of Figure 19-60 Setting CPU Standby (from CAN Stop Mode)
pp. 896, 887 Modification of Note and addition of Caution to 20.3 (6) DMA trigger factor registers 0 to 3 (DTFR0 to
DTFR3)
p. 911 Modification of description in 20.13 (8) Bus arbitration for CPU
p. 911 Modification of description in 20.13 (11) DMA start factor
p. 917 Modification of description in CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
p. 917 Addition of description to 22.1 Features
p. 918 Addition of Note to Table 22-1 Interrupt Source List
p. 926 Modification of description in 22.3 Maskable Interrupts
p. 933 Addition of Caution to 22.3.4 Interrupt control register (xxICn)
p. 935 Addition of Note to Table 22-2 Interrupt Control Register (xxICn)
p. 937 Addition of Note and deletion of description in 22.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3)
p. 944 Addition of Caution to 22.5.1 (2) Restore
p. 951 Modification of description in 22.6.2 (4) Noise elimination control register (NFC)
p. 952 Addition of description to 22.7 Interrupt Acknowledge Time of CPU
p. 953 Modification of description in Figure 22-15 Pipeline Operation at Interrupt Request Signal
Acknowledgment of V850ES/SG2 (Outline)
p. 954 Addition of Figure 22-16 Pipeline Operation at Interrupt Request Signal Acknowledgment of
V850ES/SG2-H (Outline)
p. 955 Addition of 22.9 (2) Interrupt control register (xxICn) of V850ES/SG2-H
p. 955 Addition of 22.9 (3) Interrupt control register (xxICn) of V850ES/SG2 and V850ES/SG2-H
p. 955 Addition of 22.9 (4) In-service priority register (ISPR)
p. 960 Addition of Caution to 24.2 (1) Power save control register (PSC)
p. 963 Addition of Note to 24.3.2 Releasing HALT mode
p. 966 Addition of Note to 24.4.2 Releasing IDLE1 mode
p. 968 Addition of Note to 24.5.2 Releasing IDLE2 mode
p. 969 Addition of description to Table 24-7 Operating Status in IDLE2 Mode
p. 971 Addition of Note to 24.6.2 Releasing STOP mode
p. 973 Addition of description to Table 24-9 Operating Status in STOP Mode
p. 975 Modification of Caution to 24.7.1 Setting and operation status
p. 975 Addition of Note to 24.7.2 Releasing subclock operation mode
p. 976 Modification of description in Table 24-10 Operating Status in Subclock Operation Mode
p. 978 Addition of Note to 24.8.2 Releasing sub-IDLE mode
p. 979 Addition of description to Table 24-12 Operating Status in Sub-IDLE Mode
p. 980 Addition of Note to 25.1 (1) Reset sources
p. 981 Modification of description in 25.1 (2) Emergency operation mode
p. 981 Addition of Figure 25-1 (b) V850ES/SG2-H
p. 982 Addition of description to 25.2 Registers to Check Reset Source
p. 982 Addition of Note to 25.2 (1) Reset source flag register (RESF)
p. 983 Modification of description in Table 25-1 Hardware Status on RESET Pin Input
p. 985 Modification of description in Table 25-2 Hardware Status During Watchdog Timer 2 Reset Operation
p. 987 Modification of title of 25.3.3 Reset operation by low-voltage detector (LVIRES) (V850ES/SG2 only)
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD 1145
(9/10)
Page Description
p. 987 Modification of description in Table 25-3 Hardware Status During Reset Operation by Low-Voltage
Detector
p. 988 Addition of 25.3.4 Reset operation by clock monitor (CLMRES)
p. 991 Addition of description to and addition of Caution to 25.3.5 (2) Firmware operation (flash memory version
only)
p. 999 Addition of description in CHAPTER 27 LOW-VOLTAGE DETECTOR
p. 999 Deletion of description to 27.1 Functions
p. 1000 Addition of Caution to 27.3 (1) Low voltage detection register (LVIM)
p. 1001 Addition of Caution to 27.3 (2) Low voltage detection level selection register (LVIS)
p. 1006 Deletion of description in Figure 28-1 Regulator
p. 1015 Addition of description to 30.2 Memory Configuration
p. 1017 Addition of Figure 30-1 (b) V850ES/SG2-H (640 KB)
p. 1019 Modification of description in Table 30-3 Security Functions
p. 1020 Addition of Table 30-4 Security Setting
p. 1022 Addition of description to 30.4.2 Communication mode
p. 1024 Addition of description to Table 30-5 Signal Connections of Dedicated Flash memory programmer (PG-
FP4, PG-FP5)
pp. 1025, 1026 Modification of description in Table 30-6 Wiring of V850ES/SG2, V850ES/SG2-H Flash Writing Adapters
(FA-100GF-3BA-A, FA-100GC-8EU-A)
pp. 1027, 1028 Modification of title of Figure 30-6 Wiring Example of V850ES/SG2 Flash Writing Adapter (FA-100GF-
3BA-A) (In CSIB0 + HS Mode)
pp. 1029, 1030 Modification of title of Figure 30-7 Wiring Example of V850ES/SG2, V850ES/SG2-H Flash Writing Adapter
(FA-100GC-8EU-A) (In CSIB0 + HS Mode)
p. 1031 Modification of description in Figure 30-8 Procedure for Manipulating Flash Memory
p. 1039 Modification of description in 30.5.2 (2) Interrupt support
p. 1041 Addition of Caution to 30.5.5 (1) FLMD0 pin
p. 1043 Addition of description to CHAPTER 31 ON-CHIP DEBUG FUNCTION
p. 1044 Addition of description to 31.2 Connection Circuit Example
p. 1044 Modification of description in 31.3 (2) DCK
p. 1047 Addition of Note in 31.4 (1) On-chip debug mode register (OCDM)
p. 1052 Modification of description in 31.7 (4), (6), (7)
p. 1055 Modification of description in 32.2 Capacitance
p. 1055 Addition of 32.3 (2) V850ES/SG2-H
p. 1057 Addition of description to 32.4.1 Main clock oscillator characteristics
p. 1057 Modification of description in 32.4.1 (i) KYOCERA KINSEKI CORPORATION: Crystal resonator
p. 1058 Addition of 32.4.1 (ii) Murata Mfg. Co. Ltd.: Ceramic resonator
p. 1059 Addition of Note to 32.4.2 Subclock oscillator characteristics
p. 1060 Addition of 32.4.3 (2) V850ES/SG2-H
p. 1061 Addition of 32.5 (2) V850ES/SG2-H
p. 1063 Modification of description in 32.6.1 I/O level
p. 1065 Addition of 32.6.2 (2) V850ES/SG2-H
p. 1066 Deletion of description and addition of Note in 32.7 (1) In STOP mode
p. 1068 Addition of description to 32.8.1 CLKOUT output timing
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD
1146
(10/10)
Page Description
p. 1068 Addition of Caution to 32.8.2 (1) In multiplexed bus mode
p. 1069 Modification and addition of description in 32.8.2 (1) (a) Read/write cycle (CLKOUT asynchronous)
p. 1074 Addition of Caution to 32.8.2 (2) In separate bus mode
p. 1074 Addition and modification of description in 32.8.2 (2) (a) Read cycle (CLKOUT asynchronous): In separate
bus mode
p. 1076 Addition of description to 32.8.2 (2) (b) Write cycle (CLKOUT asynchronous): In separate bus mode
p. 1078 Addition of description to 32.8.2 (2) (c) Read cycle (CLKOUT synchronous): In separate bus mode
p. 1079 Addition of description to 32.8.2 (2) (d) Write cycle (CLKOUT synchronous): In separate bus mode
p. 1080 Addition of description to 32.8.2 (3) (a) CLKOUT asynchronous
p. 1083 Addition of Note to 32.9 (2) Interrupt, FLMD0 pin timing
p. 1084 Addition of description to 32.9 (6) (b) Slave mode
p. 1089 Modification of title of 32.9 (12) LVI circuit specification (V850ES/SG2 only)
p. 1090 Addition of description to 32.9 (13) RAM retention detection
p. 1091 Addition of description to 32.10 (1) Basic characteristics
p. 1091 Addition of description to 32.10 (2) Serial write operation characteristics
p. 1093 Addition of 32.10 (3) (b) V850ES/SG2-H
p. 1096 Modification of description in CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS
p. 1101 Addition of Figure A-1 (3) When using on-chip debug emulator IE-V850E1-CD-NW
p. 1102 Addition of Figure A-1 (4) When using MINICUBE QB-V850MINI
p. 1103 Modification of description in A.2 Language Processing Software
p. 1106 Modification of description in Figure A-3 System Configuration (QB-V850ESSX2 Used)
p. 1108 Modification of Note in A.4.2 When using IECUBE QB-V850ESSX2
p. 1109 Addition of A.4.3 When using on-chip debug emulator IE-V850E1-CD-NW
p. 1110 Addition of A.4.4 When using MINICUBE QB-V850MINI
p. 1111 Modification of description in A.5 Debugging Tools (Software)
p. 1112 Modification of description in A.7 Flash Memory Writing Tools
p. 1113 Addition of APPENDIX B MAJOR DIFFERENCES BETWEEN V850ES/SG2 AND V850ES/SG2-H
pp. 1130, 1131,
1133, 1135,
1136
Addition of Note to D.2 Instruction Set (in Alphabetical Order)
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD 1147
E.2 Revision History of Previous Editions
A history of the revisions up to this edition is shown below. “Applied to:” indicates the chapters to which the revision
was applied.
(1/11)
Edition Description Applied to:
Addition of Note 2 in 1.5 Pin Configuration (Top View) CHAPTER 1
INTRODUCTION
Modification of 2.1 (1) Port pins
Modification of 2.1 (2) Non-port pins
Modification of Table 2-2 Pin Operation States in Various Modes
Modification of Figure 2-1 Pin I/O Circuits
CHAPTER 2 PIN
FUNCTIONS
Addition of 3.3.1 Specifying operation mode
Addition of Caution in 3.4.5 Recommended use of address space
Addition of Notes in 3.4.6 Peripheral I/O registers
Addition of 3.4.9 (2) Accessing specific on-chip peripheral I/O registers
Addition of 3.4.9 (3) Cautions on using flash memory version
CHAPTER 3 CPU FUNCTION
Modification of 4.3 Port Configuration
Addition of 4.4 Block Diagrams
Addition of 4.6 Cautions
CHAPTER 4 PORT
FUNCTIONS
Modification of 5.2.1 Pin status when internal ROM, internal RAM, or on-chip
peripheral I/O is accessed
Addition of Cautions in 5.6.4 Programmable address wait function
Modification of 5.10 Bus Timing
CHAPTER 5 BUS CONTROL
FUNCTION
Modification of 6.3 (1) (a) Example of setting main clock operation → subclock
operation
Modification of 6.3 (1) (b) Example of setting subclock operation → main clock
operation
Modification of 6.5.3 (1) To use PLL
CHAPTER 6 CLOCK
GENERATION FUNCTION
Modification of CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP) CHAPTER 7 16-BIT
TIMER/EVENT COUNTER P
(TMP)
Modification of CHAPTER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ) CHAPTER 8 16-BIT
TIMER/EVENT COUNTER Q
(TMQ)
Modification of 9.4.1 Interval timer mode
Addition of 9.4.2 Cautions
CHAPTER 9 16-BIT
INTERVAL TIMER M (TMM)
Modification of 10.2 Configuration
Modification of 10.4.1 Operation as watch timer
CHAPTER 10 WATCH TIMER
FUNCTIONS
2nd
Addition of Caution in 11.3 (1) Watchdog timer mode register 2 (WDTM2) CHAPTER 11 FUNCTIONS
OF WATCHDOG TIMER 2
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD
1148
(2/11)
Edition Description Applied to:
Addition of Caution 2 in 12.2 (1) Real-time output buffer registers 0L, 0H
(RTBL0, RTBH0)
Addition of Caution 3 in 12.3 (1) Real-time output port mode register 0 (RTPM0)
CHAPTER 12 REAL-TIME
OUTPUT FUNCTION (RTO)
Addition of 13.2 Functions
Modification of 13.3 Configuration
Addition of Caution 4 in 13.4 (1) A/D converter mode register 0 (ADA0M0)
Addition of Caution 2 in 13.4 (5) A/D conversion result registers n, nH
(ADA0CRn, ADA0CRnH)
Addition of 13.5.1 <9>
Addition of 13.6 (8) Standby mode
CHAPTER 13 A/D
CONVERTER
Modification of Figure 14-1 Block Diagram of D/A Converter
Modification of 14.4.2 Operation in real-time output mode
Addition of 14.4.3 (7)
CHAPTER 14 D/A
CONVERTER
Modification of 15.4 (1) UARTAn control register 0 (UAnCTL0)
Addition of Remark in 15.6.2 SBF transmission/reception format
Addition of Figure 15-15 Timing of RXDAn Signal Judged as Noise
Addition of Caution in 15.7 (2) UARTAn control register 1 (UAnCTL1)
Addition of Caution in 15.7 (3) UARTAn control register 2 (UAnCTL2)
Addition of 15.8 Cautions
CHAPTER 15
ASYNCHRONOUS SERIAL
INTERFACE A (UARTA)
Addition of Remark in 16.3 Configuration
Modification of 16.4 (1) CSIBn control register 0 (CBnCTL0)
Addition of Note 1 in 16.4 (2) CSIBn control register 1 (CBnCTL1)
Addition of Note in 16.4 (3) CSIBn control register 2 (CBnCTL2)
Modification of 16.5 Operation
Modification of 16.6 (1) SCKBn pin
Modification of 16.7 Operation Flow
CHAPTER 16 3-WIRE
VARIABLE-LENGTH SERIAL
I/O (CSIB)
Addition of Note in 17.4 (1) IIC control registers 0 to 2 (IICC0 to IICC2)
Addition of Caution in 17.4 (2) IIC status registers 0 to 2 (IICS0 to IICS2)
Addition of 17.16.3 Slave operation
CHAPTER 17 I2C BUS
Modification of 18.3 (17) IEBus clock select register (OCKS2) CHAPTER 18 IEBus
CONTROLLER
Modification of 20.3 Control Registers
Modification of 20.4 Transfer Targets
Modification of 20.5 Transfer Modes
Modification of 20.6 Transfer Types
Modification of 20.7 DMA Channel Priorities
Addition of 20.8 Time Related to DMA Transfer
Modification of 20.9 DMA Transfer Start Factors
2nd
Modification of 20.10 DMA Abort Factors
CHAPTER 20 DMA
FUNCTION (DMA
CONTROLLER)
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD 1149
(3/11)
Edition Description Applied to:
Modification of 20.11 End of DMA Transfer
Addition of 20.12 Operation Timing
Modification of 20.13 Cautions
CHAPTER 20 DMA
FUNCTION (DMA
CONTROLLER)
Modification of Caution in 21.3 (2) CRC data register (CRCD) CHAPTER 21 CRC
FUNCTION
Addition of Note 1 in Table 22-1 Interrupt Source List
Addition of Note and Caution in 22.3.5 Interrupt mask registers 0 to 3 (IMR0 to
IMR3)
Modification of Figure 22-14 Pipeline Operation at Interrupt Request Signal
Acknowledgment (Outline)
Addition of 22.9 Cautions
CHAPTER 22
INTERRUPT/EXCEPTION
PROCESSING FUNCTION
Addition of Caution in 23.1 Function CHAPTER 23 KEY
INTERRUPT FUNCTION
Addition of Note in Table 24-5 Operating Status in IDLE1 Mode
Addition of Note in Table 24-7 Operating Status in IDLE2 Mode
Addition of Caution 2 in 24.7.1 Setting and operation status
Addition of Caution in Table 24-10 Operating Status in Subclock Operation
Mode
CHAPTER 24 STANDBY
FUNCTION
Modification of 25.2 (1) Reset source flag register (RESF) CHAPTER 25 RESET
FUNCTIONS
Addition of Caution in Figure 26-1 Regulator CHAPTER 26 REGULATOR
Addition of Note in 27.2 (1) Correction address registers 0 to 3 (CORAD0 to
CORAD3)
CHAPTER 27 ROM
CORRECTION FUNCTION
Modification of CHAPTER 28 FLASH MEMORY CHAPTER 28 FLASH
MEMORY
Addition of CHAPTER 29 ON-CHIP DEBUG FUNCTION CHAPTER 29 ON-CHIP
DEBUG FUNCTION
Addition of CHAPTER 30 ELECTRICAL SPECIFICATIONS (TARGET VALUES) CHAPTER 30 ELECTRICAL
SPECIFICATIONS (TARGET
VALUES)
Addition of CHAPTER 31 PACKAGE DRAWING CHAPTER 31 PACKAGE
DRAWING
Addition of APPENDIX A REGISTER INDEX APPENDIX A REGISTER
INDEX
Addition of APPENDIX B INSTRUCTION SET LIST APPENDIX B INSTRUCTION
SET LIST
2nd
Addition of APPENDIX C REVISION HISTORY APPENDIX C REVISION
HISTORY
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD
1150
(4/11)
Edition Description Applied to:
Deletion of indication of the preliminary version, addition of Note to the products
under development
Throughout
Modification of 1.4 Ordering Information CHAPTER 1 INTRODUCTION
Addition of Note 1 in 2.1 (1) Port pins
Modification of 2.1 (2) Non-port pins
Modification of Table 2-2 Pin Operation States in Various Modes
CHAPTER 2 PIN FUNCTIONS
Modification of Table 3-2 System Register Numbers
Modification of 3.2.2 (4) Program status word (PSW)
Addition of description in 3.2.2 (6) Exception/debug trap status saving registers
(DBPC and DBPSW)
Addition of Caution in Figure 3-1 Image on Address Space
Addition of Note 2 in Figure 3-2 Data Memory Map (Physical Addresses)
Addition of 3.4.4 (4) Programmable peripheral I/O area
Modification of Figure 3-14 Recommended Memory Map
Modification of 3.4.6 Peripheral I/O registers
Modification of 3.4.9 (1) Registers to be set first
Modification of 3.4.9 (2) Accessing specific on-chip peripheral I/O registers
Modification of 3.4.9 (3) Cautions on using flash memory version
Addition of 3.4.9 (4) Restriction on conflict between sld instruction and
interrupt request
CHAPTER 3 CPU FUNCTION
Modification of Table 4-4 Port 0 Alternate-Function Pins
Modification of Table 4-8 Port 5 Alternate-Function Pins
Addition of Remark in 4.3.6 (1) (a), (b)
Modification of Figure 4-8 Block Diagram of Type E-3
Modification of Figure 4-18 Block Diagram of Type N-3
Addition of Note 3 in Table 4-15 Using Port Pin as Alternate-Function Pin
Modification of 4.6.1 (1)
Modification of 4.6.4 Cautions on P05/INTP2/DRST pin
CHAPTER 4 PORT
FUNCTIONS
Modification of 5.1 Features
Addition of Note 2 in Figure 5-1 Data Memory Map: Physical Address
Addition of description in 5.6.2 External wait function
CHAPTER 5 BUS CONTROL
FUNCTION
Modification of Figure 6-1 Clock Generator
Addition of Cautions in 6.3 (2) Internal oscillation mode register (RCM)
Addition of Note in 6.3 (3) CPU operation clock status register (CCLS)
Addition to Table 6-1 Operation Status of Each Clock
Addition of Caution 3 in 6.5.2 (2) Clock control register (CKC)
Addition of description in 6.5.2 (3) Lock register (LOCKR)
3rd
Modification of 6.5.3 (1) When PLL is used
CHAPTER 6 CLOCK
GENERATION FUNCTION
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD 1151
(5/11)
Edition Description Applied to:
Addition of Caution 3 in 7.4 (5) TMPn I/O control register 2 (TPnIOC2)
Modification of 7.5.1 (2) (a) Operation if TPnCCR0 register is set to 0000H
Modification of Figure 7-10 Basic Timing in External Event Count Mode
Modification of 7.5.2 (2) Operation timing in external event count mode
Modification of 7.5.3 (2) (b) 0%/100% output of PWM waveform
Modification of 7.5.5 (2) (b) 0%/100% output of PWM waveform
Modification of 7.5.7 Pulse width measurement mode (TPnMD2 to TPnMD0 bits
= 110)
Addition of 7.6 Selector Function
Addition of 7.7 Cautions
CHAPTER 7 16-BIT
TIMER/EVENT COUNTER P
(TMP)
Addition of Caution 3 in 8.4 (5) TMQ0 I/O control register 2 (TQ0IOC2)
Modification of 8.5.1 (2) (a) Operation if TQ0CCR0 register is set to 0000H
Modification of Figure 8-10 Basic Timing in External Event Count Mode
Modification of 8.5.2 (2) Operation timing in external event count mode
Addition of Remark 2 in Figure 8-18 Setting of Registers in External Trigger
Pulse Output Mode
Modification of 8.5.3 (2) (b) 0%/100% output of PWM waveform
Addition of Remark 2 in Figure 8-26 Register Setting in PWM Output Mode
Modification of 8.5.5 (2) (b) 0%/100% output of PWM waveform
Modification of Figure 8-31 Register Setting in Free-Running Timer Mode
Modification of 8.5.7 Pulse width measurement mode (TQ0MD2 to TQ0MD0 bits
= 110)
Addition of 8.6 Selector Function
Addition of 8.7 Cautions
CHAPTER 8 16-BIT
TIMER/EVENT COUNTER Q
(TMQ)
Modification of 9.3 (1) TMM0 control register (TM0CTL0)
Addition of Caution in 9.4 Operation
Modification of 9.4.1 Interval timer mode
CHAPTER 9 16-BIT
INTERVAL TIMER M (TMM)
Modification of 10.3 (1) Prescaler mode register 0 (PRSM0)
Addition of description in 10.3 (2) Prescaler compare register 0 (PRSCM0)
Addition of description in 10.3 (3) Watch timer operation mode register (WTM)
CHAPTER 10 WATCH TIMER
FUNCTIONS
Addition of description in 11.3 (1) Watchdog timer mode register 2 (WDTM2)
Addition of description in 11.4 Operation
CHAPTER 11 FUNCTIONS
OF WATCHDOG TIMER 2
Modification of Table 13-2 and Table 13-3
Modification of 13.5.1 Basic operation
Addition of 13.5.2 Conversion operation timing
Addition of description in 13.6 (4) Alternate I/O
Addition of 13.6 (6) Internal equivalent circuit
3rd
Addition of description in 13.6 (9) Standby mode
CHAPTER 13 A/D
CONVERTER
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD
1152
(6/11)
Edition Description Applied to:
Modification of 15.4 (1) UARTAn control register 0 (UAnCTL0)
Modification of 15.4 (4) UARTAn option control register 0 (UAnOPT0)
Addition of description in 15.6.8 Reception errors
Modification of 15.7 (1) (a) Base clock
Modification of Table 15-3 Baud Rate Generator Setting Data
Addition of description in 15.8 Cautions
CHAPTER 15
ASYNCHRONOUS SERIAL
INTERFACE A (UARTA)
Modification of 16.2 Features
Modification of 16.4 (1) CSIBn control register 0 (CBnCTL0)
Modification of 16.4 (2) CSIBn control register 1 (CBnCTL1)
Addition of description in 16.4 (4) CSIBn status register (CBnSTR)
Modification of 16.5.7 Continuous mode (slave mode, reception mode)
Modification of 16.5.8 Clock timing
Modification of 16.6 (1) SCKBn pin
Addition of 16.9 Cautions
CHAPTER 16 3-WIRE
VARIABLE-LENGTH SERIAL
I/O (CSIB)
Modification of Figure 17-4 Block Diagram of I2C0n
Addition of description in 7.4 (1) IIC control registers 0 to 2 (IICC0 to IICC2)
Addition of Remark in 17.4 (4) IIC clock select registers 0 to 2 (IICCL0 to IICCL2)
Modification of Table 17-2 Clock Settings
Addition of Caution in 17.6.1 Start condition
Addition of description in 17.15 Cautions
CHAPTER 17 I2C BUS
Revision of CHAPTER 19 CAN CONTROLLER CHAPTER 19 CAN
CONTROLLER
Modification of Figure 20-2 Priority of DMA (2) CHAPTER 20 DMA
FUNCTION (DMA
CONTROLLER)
Modification of 22.3.4 Interrupt control register (xxICn)
Modification of 22.3.8 Watchdog timer mode register 2 (WDTM2)
Modification of 22.8 Periods in Which Interrupts Are Not Acknowledged by CPU
Addition of description in 22.9 Cautions
CHAPTER 22
INTERRUPT/EXCEPTION
PROCESSING FUNCTION
Modification of 23.2 (1) Key return mode register (KRM)
Addition of 23.3 Cautions
CHAPTER 23 KEY
INTERRUPT FUNCTION
Modification of Table 24-1 Standby Modes
Modification of Figure 24-1 Status Transition
Modification of 24.2 (2) Power save mode register (PSMR)
Modification of 24.6.1 Setting and operation status
Modification of 24.8.1 Setting and operation status
CHAPTER 24 STANDBY
FUNCTION
Revision of CHAPTER 25 RESET FUNCTIONS CHAPTER 25 RESET
FUNCTIONS
Addition of CHAPTER 26 CLOCK MONITOR CHAPTER 26 CLOCK
MONITOR
3rd
Addition of CHAPTER 27 LOW-VOLTAGE DETECTOR (LVI) CHAPTER 27 LOW-
VOLTAGE DETECTOR (LVI)
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD 1153
(7/11)
Edition Description Applied to:
Modification of 29.2 (1) Correction address registers 0 to 3 (CORAD0 to
CORAD3)
Addition of 29.4 Cautions
CHAPTER 29 ROM
CORRECTION FUNCTION
Modification of CHAPTER 30 FLASH MEMORY
Modification of Figure 30-1 Flash Memory Mapping
Modification of Table 30-4 Signal Connections of Dedicated Flash Programmer
(PG-FP4)
Modification of Table 30-5 Wiring of V850ES/SG2 Flash Writing Adapters (FA-
100GF-JBT and FA-100GC-8EA)
Modification of Figures 30-6 and 30-7
Modification of Table 30-10 Internal Resources Used
CHAPTER 30 FLASH
MEMORY
Addition of Caution in CHAPTER 31 ON-CHIP DEBUG FUNCTION
Addition of Note in 31.6.1 Security ID
Addition of description in 31.7 Cautions
CHAPTER 31 ON-CHIP
DEBUG FUNCTION
Revision of CHAPTER 32 ELECTRICAL SPECIFICATIONS CHAPTER 32 ELECTRICAL
SPECIFICATIONS
Addition of CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS CHAPTER 34
RECOMMENDED
SOLDERING CONDITIONS
Addition of APPENDIX A DEVELOPMENT TOOLS APPENDIX A
DEVELOPMENT TOOLS
3rd
Addition of D.2 Revision History of Previous Editions APPENDIX D REVISION
HISTORY
Deletion of indication “under development” for the following products (developed)
• GF package
μ
PD703260, 703260Y, 703261, 703261Y, 703270, 703270Y, 703271, 703271Y
• GC package
μ
PD703260, 703260Y, 703262, 703262Y, 703263, 703263Y, 703270, 703270Y,
703272, 703272Y, 703273, 703273Y, 703280, 703280Y, 703281, 703281Y,
703282, 703282Y, 703283, 703283Y
Throughout
Modification of Table 1-2 V850ES/SJ2 Product List CHAPTER 1
INTRODUCTION
Modification of 2.2 Pin States
Addition of 2.4 Cautions
CHAPTER 2 PIN
FUNCTIONS
Modification of 3.4.9 (2) Accessing specific on-chip peripheral I/O registers and
(3) System reserved area
CHAPTER 3 CPU FUNCTION
Addition of Caution to Table 4-5 Port 1 Alternate-Function Pins
Modification of Caution 1 and addition of Caution 2 in 4.3.2 (2) Port 1 mode
register (PM1)
Modification of Table 4-6 Port 3 Alternate-Function Pins
Modification of Table 4-7 Port 4 Alternate-Function Pins
Addition of Caution 1 to Table 4-8 Port 5 Alternate-Function Pins
Modification of Figure 4-7 Block Diagram of Type D-3
4th
Modification of Figure 4-8 Block Diagram of Type E-3
CHAPTER 4 PORT
FUNCTIONS
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD
1154
(8/11)
Edition Description Applied to:
Modification of Figure 4-13 Block Diagram of Type G-5
Modification of Figure 4-14 Block Diagram of Type G-6
Addition of Figure 4-15 Block Diagram of Type G-12
Modification of Figure 4-18 Block Diagram of Type N-2
Modification of Figure 4-19 Block Diagram of Type N-3
Modification of Figure 4-26 Block Diagram of Type U-10
Modification of Figure 4-27 Block Diagram of Type U-11
Modification of Caution in Table 4-15 Using Port Pin as Alternate-Function Pin
Addition of 4.6.5 Cautions on P10, P11, and P53 pins when power is turned on
CHAPTER 4 PORT
FUNCTIONS
Modification of 5.1 Features CHAPTER 5 BUS CONTROL
FUNCTION
Addition and modification of description in 6.3 (1) Processor clock control register
(PCC)
Addition of description in 6.3 (1) (a) Example of setting main clock operation →
subclock operation
Addition of Caution in 6.3 (1) (b) Example of setting subclock operation → main
clock operation
Addition of Caution 2 to 6.5.2 (4) PLL lockup time specification register (PLLS)
CHAPTER 6 CLOCK
GENERATION FUNCTION
Modification of 7.4 (7) TMPn capture/compare register 0 (TPnCCR0)
Modification of 7.4 (8) TMPn capture/compare register 1 (TPnCCR1)
Modification of 7.4 (9) TMPn counter read buffer register (TPnCNT)
Modification of Figure 7-4 Register Setting for Interval Timer Mode Operation
Modification of Figure 7-10 Basic Timing in External Event Count Mode
Modification of Figure 7-11 Register Setting for Operation in External Event
Count Mode
Addition of Caution 2 to 7.5.2 (2) Operation timing in external event count mode
Modification of 7.5.2 (2) (c) Operation of TPnCCR1 register
Modification of Figure 7-17 Basic Timing in External Trigger Pulse Output Mode
Addition of description to 7.5.3 External trigger pulse output mode (TPnMD2 to
TPnMD0 bits = 010)
Addition of Note 2 to Figure 7-18 Setting of Registers in External Trigger Pulse
Output Mode
Addition of Note 2 to Figure 7-22 Setting of Registers in One-Shot Pulse Output
Mode
Modification of Figure 7-23 Software Processing Flow in One-Shot Pulse Output
Mode
Addition of Note 2 and modification of Figure 7-26 Setting of Registers in PWM
Output Mode
Modification of 7.7 (1) Capture operation
CHAPTER 7 16-BIT
TIMER/EVENT COUNTER P
(TMP)
Modification of 8.4 (7) TMQ0 capture/compare register 0 (TQ0CCR0)
4th
Modification of 8.4 (8) TMQ0 capture/compare register 1 (TQ0CCR1)
CHAPTER 8 16-BIT
TIMER/EVENT COUNTER Q
(TMQ)
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD 1155
(9/11)
Edition Description Applied to:
Modification of 8.4 (9) TMQ0 capture/compare register 2 (TQ0CCR2)
Modification of 8.4 (10) TMQ0 capture/compare register 3 (TQ0CCR3)
Modification of 8.4 (11) TMQ0 counter read buffer register (TQ0CNT)
Modification of Figure 8-4 Register Setting for Interval Timer Mode Operation
Modification of Figure 8-10 Basic Timing in External Event Count Mode
Modification of Figure 8-11 Register Setting for Operation in External Event
Count Mode
Addition of Caution 2 to 8.5.2 (2) Operation timing in external event count mode
Modification of 8.5.2 (2) (c) Operation of TQ0CCR1 to TQ0CCR3 registers
Modification of Figure 8-17 Basic Timing in External Trigger Pulse Output Mode
Addition of description to 8.5.3 External trigger pulse output mode (TQ0MD2 to
TQ0MD0 bits = 010)
Addition of Note to Figure 8-18 Setting of Registers in External Trigger Pulse
Output Mode
Addition of Note to Figure 8-22 Setting of Registers in One-Shot Pulse Output
Mode
Modification of Figure 8-23 Software Processing Flow in One-Shot Pulse Output
Mode
Addition of Note and modification of Figure 8-26 Setting of Registers in PWM
Output Mode
Modification of 8.7 (1) Capture operation
CHAPTER 8 16-BIT
TIMER/EVENT COUNTER Q
(TMQ)
Modification of Figure 10-1 Block Diagram of Watch Timer CHAPTER 10 WATCH TIMER
FUNCTIONS
Modification of Figure 11-1 Block Diagram of Watchdog Timer 2
Modification of 11.3 (1) Watchdog timer mode register 2 (WDTM2)
CHAPTER 11 FUNCTIONS
OF WATCHDOG TIMER 2
Modification of 12.2 (1) Real-time output buffer registers 0L, 0H (RTBL0, RTBH0) CHAPTER 12 REAL-TIME
OUTPUT FUNCTION (RTO)
Modification of description and addition of Caution 3 in 13.4 (1) A/D converter
mode register 0 (ADA0M0)
Addition of Caution 1 in 13.4 (2) A/D converter mode register 1 (ADA0M1)
Modification of Table 13-2 Conversion Time Selection in Normal Conversion
Mode (ADA0HS1 Bit = 0) and Table 13-3 Conversion Time Selection in High-
Speed Conversion Mode (ADA0HS1 Bit = 1)
Modification of 13.4 (5) A/D conversion result registers n, nH (ADA0CRn,
ADA0CRnH)
Modification of Figure 13-3 Conversion Operation Timing (Continuous
Conversion)
Modification of (9) and addition of (10) to (13) in 13.6 Cautions
Addition of description to 13.7 (6) Differential linearity error
CHAPTER 13 A/D
CONVERTER
Modification of 14.1 Functions
4th
Modification of 14.4.3 Cautions
CHAPTER 14 D/A
CONVERTER
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD
1156
(10/11)
Edition Description Applied to:
Addition of Caution to 15.4 (4) UARTAn option control register 0 (UAnOPT0)
Modification of 15.7 (4) Baud rate
CHAPTER 15
ASYNCHRONOUS SERIAL
INTERFACE A (UARTA)
Addition of description and modification of 16.4 (1) CSIBn control register 0
(CBnCTL0)
Modification of 16.5.1 Single transfer mode (master mode,
transmission/reception mode)
Modification of 16.5.2 Single transfer mode (master mode, reception mode)
Modification of 16.5.3 Continuous mode (master mode, transmission/reception
mode)
Modification of 16.5.4 Continuous mode (master mode, reception mode)
Modification of 16.5.5 Continuous reception mode (error)
Modification of 16.5.6 Continuous mode (slave mode, transmission/reception
mode)
Modification of 16.5.7 Continuous mode (slave mode, reception mode)
Addition of Caution to 16.5.8 Clock timing
Modification of 16.6 (1) SCKBn pin
Addition of 16.9 Cautions (3)
CHAPTER 16 3-WIRE
VARIABLE-LENGTH SERIAL
I/O (CSIB)
Modification of Figure 17-4 Block Diagram of I2C0n
Addition of 17.3 Configuration (13)
Addition and modification of description in 17.4 (1) IIC control registers 0 to 2
(IICC0 to IICC2)
Addition and modification of description in 17.4 (2) IIC status registers 0 to 2
(IICS0 to IICS2)
Addition of description to 17.4 (3) IIC flag registers 0 to 2 (IICF0 to IICF2)
Addition of description to 17.4 (4) IIC clock select registers 0 to 2 (IICCL0 to
IICCL2)
Addition of description to 17.4 (5) IIC function expansion registers 0 to 2 (IICX0
to IICX2)
Addition of description to 17.4 (8) IIC shift registers 0 to 2 (IIC0 to IIC2)
Addition of description to 17.4 (9) Slave address registers 0 to 2 (SVA0 to SVA2)
Addition of 17.6.7 Wait state cancellation method
Modification of 17.7.1 (1) Start ~ Address ~ Data ~ Data ~ Stop (normal
transmission/reception)
Modification of 17.7.1 (2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop
(restart)
Addition of <1> to 17.7.6 (6) When arbitration loss occurs due to low level of
SDA0n pin when attempting to generate a restart condition
Addition of <1> to 17.7.6 (7) When arbitration loss occurs due to a stop
condition when attempting to generate a restart condition
Addition of <1> to 17.7.6 (8) When arbitration loss occurs due to low level of
SDA0n pin when attempting to generate a stop condition
4th
Modification of Figure 17-21 Slave Operation Flowchart (1)
CHAPTER 17 I2C BUS
APPENDIX E REVISION HISTORY
User’s Manual U16541EJ5V1UD 1157
(11/11)
Edition Description Applied to:
Modification of Figure 18-32 Slave Transmission (Interval of Interrupt Request
Signal Occurrence) and Figure 18-33 Slave Reception (Interval of Interrupt
Request Signal Occurrence)
CHAPTER 18 IEBus
CONTROLLER
Addition of Caution to 19.6 Registers CHAPTER 19 CAN
CONTROLLER
Addition of Caution 4 to 20.3 (1) DMA source address registers 0 to 3 (DSA0 to
DSA3)
Addition of Caution 4 to 20.3 (2) DMA destination address registers 0 to 3 (DDA0
to DDA3)
Addition of Caution 2 to 20.3 (3) DMA byte count registers 0 to 3 (DBC0 to
DBC3)
CHAPTER 20 DMA
FUNCTION (DMA
CONTROLLER)
Modification of 21.3 (2) CRC data register (CRCD) CHAPTER 21 CRC
FUNCTION
Addition of Note in Figure 22-4 Software Reset Processing CHAPTER 22
INTERRUPT/EXCEPTION
PROCESSING FUNCTION
Modification of 23.3 Cautions CHAPTER 23 KEY
INTERRUPT FUNCTION
Modification of Figure 24-1 Status Transition
Addition of Caution 2 to 24.4.1 Setting and operation status
Addition of Caution 2 to 24.5.1 Setting and operation status
Addition of Caution 2 to 24.6.1 Setting and operation status
Modification of Table 24-9 Operating Status in STOP Mode
Modification of 24.6.3 Securing oscillation stabilization time when releasing
STOP mode
Addition of Caution 2 to 24.8.1 Setting and operation status
CHAPTER 24 STANDBY
FUNCTION
Addition of Note 2 to Table 25-1 Hardware Status on RESET Pin Input
Modification of 25.3.5 Reset function operation flow
CHAPTER 25 RESET
FUNCTIONS
Modification of 27.3 (1) Low voltage detection register (LVIM)
Addition of Note to 27.3 (3) Internal RAM data status register (RAMS)
CHAPTER 27 LOW-
VOLTAGE DETECTOR
Modification of 31.6.1 Security ID
Modification of 31.6.2 Setting
CHAPTER 31 ON-CHIP
DEBUG FUNCTION
Modification of CHAPTER 32 ELECTRICAL SPECIFICATIONS CHAPTER 32 ELECTRICAL
SPECIFICATIONS
Modification of CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS CHAPTER 34
RECOMMENDED
SOLDERING CONDITIONS
Modification of A.4.2 When using IECUBE QB-V850ESSX2
4th
Modification of A.7 Flash Memory Writing Tools
APPENDIX A
DEVELOPMENT TOOLS
NEC Electronics Corporation
1753, Shimonumabe, Nakahara-ku,
Kawasaki, Kanagawa 211-8668,
Japan
Tel: 044-435-5111
http://www.necel.com/
[America]
NEC Electronics America, Inc.
2880 Scott Blvd.
Santa Clara, CA 95050-2554, U.S.A.
Tel: 408-588-6000
800-366-9782
http://www.am.necel.com/
[Asia & Oceania]
NEC Electronics (China) Co., Ltd
7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian
District, Beijing 100083, P.R.China
Tel: 010-8235-1155
http://www.cn.necel.com/
Shanghai Branch
Room 2509-2510, Bank of China Tower,
200 Yincheng Road Central,
Pudong New Area, Shanghai, P.R.China P.C:200120
Tel:021-5888-5400
http://www.cn.necel.com/
Shenzhen Branch
Unit 01, 39/F, Excellence Times Square Building,
No. 4068 Yi Tian Road, Futian District, Shenzhen,
P.R.China P.C:518048
Tel:0755-8282-9800
http://www.cn.necel.com/
NEC Electronics Hong Kong Ltd.
Unit 1601-1613, 16/F., Tower 2, Grand Century Place,
193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: 2886-9318
http://www.hk.necel.com/
NEC Electronics Taiwan Ltd.
7F, No. 363 Fu Shing North Road
Taipei, Taiwan, R. O. C.
Tel: 02-8175-9600
http://www.tw.necel.com/
NEC Electronics Singapore Pte. Ltd.
238A Thomson Road,
#12-08 Novena Square,
Singapore 307684
Tel: 6253-8311
http://www.sg.necel.com/
NEC Electronics Korea Ltd.
11F., Samik Lavied’or Bldg., 720-2,
Yeoksam-Dong, Kangnam-Ku,
Seoul, 135-080, Korea
Tel: 02-558-3737
http://www.kr.necel.com/
For further information,
please contact:
G0706
[Europe]
NEC Electronics (Europe) GmbH
Arcadiastrasse 10
40472 Düsseldorf, Germany
Tel: 0211-65030
http://www.eu.necel.com/
Hanover Office
Podbielskistrasse 166 B
30177 Hannover
Tel: 0 511 33 40 2-0
Munich Office
Werner-Eckert-Strasse 9
81829 München
Tel: 0 89 92 10 03-0
Stuttgart Office
Industriestrasse 3
70565 Stuttgart
Tel: 0 711 99 01 0-0
United Kingdom Branch
Cygnus House, Sunrise Parkway
Linford Wood, Milton Keynes
MK14 6NP, U.K.
Tel: 01908-691-133
Succursale Française
9, rue Paul Dautier, B.P. 52
78142 Velizy-Villacoublay Cédex
France
Tel: 01-3067-5800
Sucursal en España
Juan Esplandiu, 15
28007 Madrid, Spain
Tel: 091-504-2787
Tyskland Filial
Täby Centrum
Entrance S (7th floor)
18322 Täby, Sweden
Tel: 08 638 72 00
Filiale Italiana
Via Fabio Filzi, 25/A
20124 Milano, Italy
Tel: 02-667541
Branch The Netherlands
Steijgerweg 6
5616 HS Eindhoven
The Netherlands
Tel: 040 265 40 10