KAI-11002 4008 (H) x 2672 (V) Interline CCD Image Sensor Description The KAI-11002 Image Sensor is a high-performance 11-million pixel sensor designed for professional digital still camera applications. The 9.0 mm square pixels with microlenses provide high sensitivity and the large full well capacity results in high dynamic range. The two high-speed outputs and binning capabilities allow for 1-3 frames per second (fps) video rate for the progressively scanned images. The vertical overflow drain structure provides anti-blooming protection and enables electronic shuttering for precise exposure control. Other features include low dark current, negligible lag and low smear. www.onsemi.com Table 1. GENERAL SPECIFICATIONS Parameter Typical Value Architecture Interline CCD, Progressive Scan Total Number of Pixels 4072 (H) x 2720 (V) = 11.1 M Number of Effective Pixels 4033 (H) x 2688 (V) = 10.8 M Number of Active Pixels 4008 (H) x 2672 (V) = 10.7 M Number of Outputs 1 or 2 Features Pixel Size 9.0 mm (H) x 9.0 mm (V) Active Image Size 37.25 mm (H) x 25.70 mm (V), 43.3 mm (Diagonal), 35 mm Optical Format Aspect Ratio 3:2 Saturation Signal 60,000 e- Quantum Efficiency KAI-11002-ABA KAI-11002-CBA (RGB) KAI-11002-FBA (RGB) 50% 32%, 34%, 40% 35%, 38%, 40% * * * * * * * Output Sensitivity 13 mV/e- Total Noise 30 e- Dark Current < 50 mV/s Dark Current Doubling Temperature 7C Dynamic Range 66 dB Charge Transfer Efficiency > 0.99999 Blooming Suppression > 1000X Smear < -80 dB Image Lag < 10 e- Maximum Data Rate 28 MHz Package 40-pin, CERDIP, 0.070 Pin Spacing Cover Glass AR Coated or Clear Glass Figure 1. KAI-11002 Interline CCD Image Sensor High Resolution High Sensitivity High Dynamic Range Low Noise Architecture High Frame Rate Binning Capability for Higher Frame Rate Electronic Shutter Applications * Industrial Inspection * Aerial Photography ORDERING INFORMATION See detailed ordering and shipping information on page 2 of this data sheet. NOTE: All Parameters are specified at T = 40C unless otherwise noted. (c) Semiconductor Components Industries, LLC, 2016 February, 2016 - Rev. 5 1 Publication Order Number: KAI-11002/D KAI-11002 ORDERING INFORMATION Table 2. ORDERING INFORMATION - KAI-11002 IMAGE SENSOR Part Number Description KAI-11002-AAA-CR-B1* Monochrome, No Microlens, CERDIP Package (Sidebrazed), Taped Clear Cover Glass with AR Coating (2 Sides), Grade 1 KAI-11002-AAA-CR-B2* Monochrome, No Microlens, CERDIP Package (Sidebrazed), Taped Clear Cover Glass with AR Coating (2 Sides), Grade 2 KAI-11002-AAA-CR-AE* Monochrome, No Microlens, CERDIP Package (Sidebrazed), Taped Clear Cover Glass with AR Coating (2 Sides), Engineering Sample KAI-11002-AAA-CP-B1 Monochrome, No Microlens, CERDIP Package (Sidebrazed), Taped Clear Cover Glass, Grade 1 KAI-11002-AAA-CP-B2 Monochrome, No Microlens, CERDIP Package (Sidebrazed), Taped Clear Cover Glass, Grade 2 KAI-11002-AAA-CP-AE Monochrome, No Microlens, CERDIP Package (Sidebrazed), Taped Clear Cover Glass, Engineering Sample KAI-11002-ABA-CD-BX Monochrome, Telecentric Microlens, CERDIP Package (Sidebrazed), Clear Cover Glass with AR Coating (Both Sides), Special Grade KAI-11002-ABA-CD-B0 Monochrome, Telecentric Microlens, CERDIP Package (Sidebrazed), Clear Cover Glass with AR Coating (Both Sides), Grade 0 KAI-11002-ABA-CD-B1 Monochrome, Telecentric Microlens, CERDIP Package (Sidebrazed), Clear Cover Glass with AR Coating (Both Sides), Grade 1 KAI-11002-ABA-CD-B2 Monochrome, Telecentric Microlens, CERDIP Package (Sidebrazed), Clear Cover Glass with AR Coating (Both Sides), Grade 2 KAI-11002-ABA-CD-AE Monochrome, Telecentric Microlens, CERDIP Package (Sidebrazed), Clear Cover Glass with AR Coating (Boht Sides), Engineering Sample KAI-11002-ABA-CR-B1* Monochrome, Telecentric Microlens, CERDIP Package (Sidebrazed), Taped Clear Cover Glass with AR Coating (2 Sides), Grade 1 KAI-11002-ABA-CR-B2* Monochrome, Telecentric Microlens, CERDIP Package (Sidebrazed), Taped Clear Cover Glass with AR Coating (2 Sides), Grade 2 KAI-11002-ABA-CR-AE* Monochrome, Telecentric Microlens, CERDIP Package (Sidebrazed), Taped Clear Cover Glass with AR Coating (2 Sides), Engineering Sample KAI-11002-ABA-CP-B1 Monochrome, Telecentric Microlens, CERDIP Package (Sidebrazed), Taped Clear Cover Glass, Grade 1 KAI-11002-ABA-CP-B2 Monochrome, Telecentric Microlens, CERDIP Package (Sidebrazed), Taped Clear Cover Glass, Grade 2 KAI-11002-ABA-CP-AE Monochrome, Telecentric Microlens, CERDIP Package (Sidebrazed), Taped Clear Cover Glass, Engineering Sample KAI-11002-FBA-CD-B1 Gen2 Color (Bayer RGB), Telecentric Microlens, CERDIP Package (Sidebrazed), Clear Cover Glass with AR Coating (Both Sides), Grade 1 KAI-11002-FBA-CD-B2 Gen2 Color (Bayer RGB), Telecentric Microlens, CERDIP Package (Sidebrazed), Clear Cover Glass with AR Coating (Both Sides), Grade 2 KAI-11002-FBA-CD-AE Gen2 Color (Bayer RGB), Telecentric Microlens, CERDIP Package (Sidebrazed), Clear Cover Glass with AR Coating (Both Sides), Engineering Sample KAI-11002-CAA-CD-B1* Gen1 Color (Bayer RGB), No Microlens, CERDIP Package (Sidebrazed), Clear Cover Glass with AR Coating (Both Sides), Grade 1 KAI-11002-CAA-CD-B2* Gen1 Color (Bayer RGB), No Microlens, CERDIP Package (Sidebrazed), Clear Cover Glass with AR Coating (Both Sides), Grade 2 KAI-11002-CAA-CD-AE* Gen1 Color (Bayer RGB), No Microlens, CERDIP Package (Sidebrazed), Clear Cover Glass with AR Coating (Both Sides), Engineering Sample www.onsemi.com 2 Marking Code KAI-11002-AAA Serial Number KAI-11002-ABA Serial Number KAI-11002-FBA Serial Number KAI-11002-CAA Serial Number KAI-11002 Table 2. ORDERING INFORMATION - KAI-11002 IMAGE SENSOR (continued) Part Number Description KAI-11002-CBA-CD-B1* Gen1 Color (Bayer RGB), Telecentric Microlens, CERDIP Package (Sidebrazed), Clear Cover Glass with AR Coating (Both Sides), Grade 1 KAI-11002-CBA-CD-B2* Gen1 Color (Bayer RGB), Telecentric Microlens, CERDIP Package (Sidebrazed), Clear Cover Glass with AR Coating (Both Sides), Grade 2 KAI-11002-CBA-CD-AE* Gen1 Color (Bayer RGB), Telecentric Microlens, CERDIP Package (Sidebrazed), Clear Cover Glass with AR Coating (Both Sides), Engineering Sample Marking Code KAI-11002-CBA Serial Number *Not recommended for new designs. Table 3. ORDERING INFORMATION - EVALUATION SUPPORT Part Number KAI-11002-12-30-A-EVK Description Evaluation Board (Complete Kit) See the ON Semiconductor Device Nomenclature document (TND310/D) for a full description of the naming convention used for image sensors. For reference documentation, including information on evaluation kits, please visit our web site at www.onsemi.com. www.onsemi.com 3 KAI-11002 DEVICE DESCRIPTION Architecture 16 Dark Rows Pixel 1,1 B G 4 Dummy Pixels 4008 (H) x 2672 (V) Active Pixels 19 Dark Columns G R 13 Buffer Columns B G G R 12 Buffer Columns 4 Dummy Pixels 20 Dark Columns 8 Buffer Rows B G B G G R G R 8 Buffer Rows 17 Dark Rows Fast Line Dump Video L Video R Single 4 20 12 or Dual 4 20 12 4008 2004 2004 13 19 4 13 19 4 Figure 2. Block Diagram clocked out Video L and the right half of the image is clocked out Video R. For the Video L each row consists of 4 empty pixels followed by 20 light shielded pixels followed by 2,016 photosensitive pixels. For the Video R each row consists of 4 empty pixels followed by 19 light shielded pixels followed by 2,017 photosensitive pixels. When reconstructing the image, data from Video R will have to be reversed in a line buffer and appended to the Video L data. The dark rows are not entirely dark and so should not be used for a dark reference level. Use the dark columns on the left or right side of the image sensor as a dark reference. Of the dark columns, the first and last dark columns should not be used for determining the zero signal level. Some light does leak into the first and last dark columns. There are 17 light shielded rows followed 2,688 photoactive rows and finally 16 more light shielded rows. The first 8 and the last 8 photoactive rows are buffer rows giving a total of 2,672 lines of image data. In the single output mode all pixels are clocked out of the Video L output in the lower left corner of the sensor. The first 4 empty pixels of each line do not receive charge from the vertical shift register. The next 20 pixels receive charge from the left light shielded edge followed by 4,033 photosensitive pixels and finally 19 more light shielded pixels from the right edge of the sensor. The first 12 and last 13 photosensitive pixels are buffer pixels giving a total of 4,008 pixels of image data. In the dual output mode the clocking of the right half of the horizontal CCD is reversed. The left half of the image is www.onsemi.com 4 KAI-11002 Pixel EEEEEEEEE EEEEE EEEEEEEEE EEEEE EEEEEEEEE EEEEEEEEE EEEEEEEEE EEEEE EEEEEEEEE EEEEE EEEEEEEEE EEEEEEEEE EEEEEEEEE Top View Direction of Charge Transfer Cross Section Down Through VCCD V1 V2 V1 9.0 mm V1 Photodiode Transfer Gate EE EE EE EE n- V2 n- EE EE n- n p Well (GND) Direction of Charge Transfer 9.0 mm n Substrate True Two Phase Burried Channel VCCD Lightshield over VCCD not shown Cross Section Through Photodiode and VCCD Phase 1 Cross Section Through Photodiode and VCCD Phase 2 at Transfer Gate Light Shield Light Shield E E p Photodiode EE IIIIIII E EE EEIIIIIIIE EE V1 p+ n p n Transfer Gate p+ p p n p IIIIII EE IIIIIIEE V2 n p p p n Substrate n Substrate NOTE: Drawings not scale. p Cross Section Showing Lenslet Lenslet Red Color Filter Light Shield Light Shield VCCD VCCD Photodiode Figure 3. Pixel Architecture An electronic representation of an image is formed when incident photons falling on the sensor plane create electron-hole pairs within the individual silicon photodiodes. These photoelectrons are collected locally by the formation of potential wells at each photosite. Below photodiode saturation, the number of photoelectrons collected at each pixel is linearly dependent upon light level and exposure time and non-linearly dependent on wavelength. When the photodiodes charge capacity is reached, excess electrons are discharged into the substrate to prevent blooming. www.onsemi.com 5 KAI-11002 Vertical to Horizontal Transfer EEEEEEEEEE EEEEEE EEEEEEEEEE EEEEEE EEEEEEEEEE EEEEEEEEEE EEEEEEEEEE EEEEEE EEEEEEEEEE EEEEEE EEEEEEEEEE EEEEEEEEEE EEEEEEEEEE EEEEEE EEEEEEEEEE EEEEEEEEEE EEEEEEEEEE EEEEEE EEEEEEEEEE EEEEEE EEEEEEEEEE EEEEEEEEEE EEEEEEEEEE EEEEEE EEEEEE EE EE EE EE EE EE EE EE EE EE EE EE EE EE Top View Direction of Vertical Charge Transfer V1 Photodiode Transfer Gate V2 V1 Fast Line Dump V2 H2B H2S H1B Lightshield not shown H1S Direction of Horizontal Charge Transfer Figure 4. Vertical to Horizontal Transfer Architecture When the V1 and V2 timing inputs are pulsed, charge in every pixel of the VCCD is shifted one row towards the HCCD. The last row next to the HCCD is shifted into the HCCD. When the VCCD is shifted, the timing signals to the HCCD must be stopped. H1 must be stopped in the high state and H2 must be stopped in the low state. The HCCD clocking may begin tHD ms after the falling edge of the V1 and V2 pulse. Charge is transferred from the last vertical CCD phase into the H1S horizontal CCD phase. Refer to Figure 26 for an example of timing that accomplishes the vertical to horizontal transfer of charge. If the fast line dump is held at the high level (FDH) during a vertical to horizontal transfer, then the entire line is removed and not transferred into the horizontal register. www.onsemi.com 6 KAI-11002 Horizontal Register to Floating Diffusion RD R n+ n OG n+ Floating Diffusion H1 H2S III H2B H1S IIII n- n- n (burried channel) H1B H2S IIII n- p (GND) n (SUB) Figure 5. Horizontal Register to Floating Diffusion Architecture When the HCCD is shifting valid image data, the timing inputs to the electronic shutter (SUB), VCCD (V1, V2), and fast line dump (FD) should be not be pulsed. This prevents unwanted noise from being introduced. The HCCD is a type of charge coupled device known as a pseudo-two phase CCD. This type of CCD has the ability to shift charge in two directions. This allows the entire image to be shifted out to the video L output, or to the video R output (left/right image reversal). The HCCD is split into two equal halves of 2,040 pixels each. When operating the sensor in single output mode the two halves of the HCCD are shifted in the same direction. When operating the sensor in dual output mode the two halves of the HCCD are shifted in opposite directions. The direction of charge transfer in each half is controlled by the H1BL, H2BL, H1BR, and H2BR timing inputs. The HCCD has a total of 4,080 pixels. The 4,072 vertical shift registers (columns) are shifted into the center 4,072 pixels of the HCCD. There are 4 pixels at both ends of the HCCD, which receive no charge from a vertical shift register. The first 4 clock cycles of the HCCD will be empty pixels (containing no electrons). The next 20 clock cycles will contain only electrons generated by dark current in the VCCD and photodiodes. The next 4,033 clock cycles will contain photo-electrons (image data). Finally, the last 19 clock cycles will contain only electrons generated by dark current in the VCCD and photodiodes. Of the 20 dark columns at the start of the line and the 19 dark columns at the end of the line, the first and last dark columns should not be used for determining the zero signal level. Some light does leak into the first and last dark columns. Only use the center 18 columns of the 20 column dark reference at the start of the line. Only use the center 17 columns of the 19 column dark reference at the end of the line. www.onsemi.com 7 KAI-11002 Horizontal Register Split H1 H2 H2 H1 H1 H2 H2 H1BL H2SL H2BL H1SL H1BL H2SL H1BR Pixel 2040 H1 H1SR H1 H2 H2BR H2SR Pixel 2041 Single Output H1 H2 H2 H1 H1 H2 H1 H1 H2 H2 H1BL H2SL H2BL H1SL H1BL H2SL H1BR H1SR H2BR H2SR Pixel 2040 Pixel 2041 Dual Output Figure 6. Horizontal Register Dual Output Operation In dual output mode the connections to the H1BR and H2BR pins are swapped from the single output mode to change the direction of charge transfer of the right side horizontal shift register. In dual output mode both VDDL and VDDR (pins 3, 18) should be connected to 15 V. The H1 timing from the timing diagrams should be applied to H1SL, H1BL, H1SR, H1BR, and the H2 timing should be applied to H2SL, H2BL, H2SR, and H2BR. The clock driver generating the H1 timing should be connected to pins 8, 9, 13, and 12. The clock driver generating the H2 timing should be connected to pins 7, 10, 14, and 11. The horizontal CCD should be clocked for 4 empty pixels plus 20 light shielded pixels plus 2016 photoactive pixels for a total of 2,040 pixels. If the camera is to have the option of dual or single output mode, the clock driver signals sent to H1BR and H2BR may be swapped by using a relay. Another alternative is to have two extra clock drivers for H1BR and H2BR and invert the signals in the timing logic generator. If two extra clock drivers are used, care must be taken to ensure the rising and falling edges of the H1BR and H2BR clocks occur at the same time (within 3 ns) as the other HCCD clocks. Single Output Operation When operating the sensor in single output mode all pixels of the image sensor will be shifted out the Video L output (pin 2). To conserve power and lower heat generation the output amplifier for Video R may be turned off by connecting VDDR (pin 18) and VOUTR (pin 19) to GND (zero volts). The H1 timing from the timing diagrams should be applied to H1SL, H1BL, H1SR, H2BR, and the H2 timing should be applied to H2SL, H2BL, H2SR, and H1BR. In other words, the clock driver generating the H1 timing should be connected to pins 8, 9, 13, and 11. The clock driver generating the H2 timing should be connected to pins 7, 10, 14, and 12. The horizontal CCD should be clocked for 4 empty pixels plus 20 light shielded pixels plus 4,032 photoactive pixels plus 20 light shielded pixels for a total of 4,076 pixels. H1BINL and H1BINR use the H1 timing, but should be generated from a separate clock driver for optimal performance. www.onsemi.com 8 KAI-11002 Output H1B HCCD Charge Transfer H1S H2B H2S 31 kW H1BIN VDD OG R RD Floating Diffusion VOUT Source Follower #1 Source Follower #2 Source Follower #3 Figure 7. Output Architecture The translation from the charge domain to the voltage domain is quantified by the output sensitivity or charge to voltage conversion in terms of microvolts per electron (mV/e-). After the signal has been sampled off chip, the reset clock (R) removes the charge from the floating diffusion and resets its potential to the reset drain voltage (RD). Charge packets contained in the horizontal register are dumped pixel by pixel onto the floating diffusion (FD) output node whose potential varies linearly with the quantity of charge in each packet. The amount of potential charge is determined by the expression DVFD = Q / DCFD. A three-stage source-follower amplifier is used to buffer this signal voltage off chip with slightly less than unity gain. www.onsemi.com 9 KAI-11002 OGR VRDR 21 V1 V2 26 25 24 23 22 GND ESD GND 29 28 27 FD 34 33 32 31 30 GND GND GND GND GND SUB GND 39 38 37 36 35 V2 FD 40 V1 OGL VRDL Pin Description and Physical Orientation RR H1BR VOUTR H2BL VDDR H1BL 17 18 19 20 GND 12 13 14 15 16 H1BINR 10 11 GND 9 H2SR 8 H1SR 7 H2BR 6 H1SL VDDL 5 GND RL 4 H2SL 3 GND 2 H1BINL 1 VOUTL Pixel 1,1 Figure 8. Pin Description Table 4. PIN DESCRIPTION Pin Name 1 RL Pin Name Reset Gate, Left 21 OGR Video Output, Left 22 FD Description Description Output Gate, Right Fast Line Dump Gate 2 VOUTL 3 VDDL VDD, Left 23 RDR 4 GND Ground 24 V2 Vertical Clock, Phase 2 5 H1BINL H1 Last Phase, Left 25 V1 Vertical Clock, Phase 1 Reset Drain, Right 6 GND Ground 26 GND Ground 7 H2SL H2 Storage, Left 27 ESD ESD Protection 8 H1SL H1 Storage, Left 28 GND Ground 9 H1BL H1 Barrier, Left 29 GND Ground 10 H2BL H2 Barrier, Left 30 GND Ground 11 H2BR H2 Barrier, Right 31 GND Ground 12 H1BR H1 Barrier, Right 32 GND Ground 13 H1SR H1 Storage, Right 33 GND Ground 14 H2SR H2 Storage, Right 34 SUB Substrate Ground 35 GND Ground H1 Last Phase, Right 36 V2 Vertical Clock, Phase 2 Ground 37 V1 Vertical Clock, Phase 1 VDD, Right 38 RDL Video Output, Right 39 FD Reset Gate, Right 40 OGL 15 GND 16 H1BINR 17 GND 18 VDDR 19 VOUTR 20 RR NOTE: The pins are on a 0.070 spacing. www.onsemi.com 10 Reset Drain, Left Fast Line Dump Gate Output Gate, Left KAI-11002 IMAGING PERFORMANCE Table 5. IMAGING PERFORMANCE OPERATIONAL CONDITIONS (Unless otherwise noted, the Imaging Performance Specifications are measured using the following conditions.) Condition Description Notes Frame Time 1,732 ms 1 Horizontal Clock Frequency 10 MHz Light Source Continuous Red, Green and Blue LED Illumination Centered at 450, 530 and 650 nm Operation Nominal Operating Voltages and Timing 2, 3 1. Electronic shutter is not used. Integration time equals frame time. 2. LEDs used: Blue: Nichia NLPB500, Green: Nichia NSPG500S and Red: HP HLMP-8115. 3. For monochrome sensor, only green LED used. Specifications Table 6. PERFORMANCE SPECIFICATIONS Temperature Tested at (5C) Symbol Min. Nom. Max. Unit Sample Plan Maximum Photoresponse Non-Linearity (Notes 2, 3) NL N/A 2 - % Design Maximum Gain Difference between Outputs (Notes 2, 3) DG N/A 10 - % Design Max. Signal Error due to Non-Linearity Dif. (Notes 2, 3) DNL N/A 1 - % Design Horizontal CCD Charge Capacity HNe - 139 - ke- Design Vertical CCD Charge Capacity VNe 90 91 - ke- Die Photodiode CCD Charge Capacity PNe 58 60 - ke- Die Horizontal CCD Charge Transfer Efficiency HCTE 0.99999 - N/A Design Vertical CCD Charge Transfer Efficiency VCTE 0.99999 - N/A Design Photodiode Dark Current IPD N/A N/A - - 800 0.15 e/p/s nA/cm2 Die 27, 40 Vertical CCD Dark Current IVD N/A N/A - - 3,800 0.5 e/p/s nA/cm2 Die 27, 40 Image Lag Lag N/A < 10 50 e- Design Anti-Blooming Factor XAB 100 300 N/A Vertical Smear Smr N/A -85 -75 dB Design Total Noise (Note 4) ne-T - 30 - e- rms Design Dynamic Range (Note 5) DR - 66 - dB Design Output Amplifier DC Offset VODC 4 9 14 V Die Output Amplifier Bandwidth (Note 6) f-3dB - 106 - MHz Die Output Amplifier Impedance ROUT 100 150 200 W Die - mV/e- Design Description ALL CONFIGURATIONS Output Amplifier Sensitivity DV/DN - 13 www.onsemi.com 11 Design KAI-11002 Table 6. PERFORMANCE SPECIFICATIONS (continued) Description Symbol Min. Nom. Max. Unit Sample Plan QEMAX 45 50 N/A % Design lQE N/A 500 N/A nm - - - 35 38 40 N/A N/A N/A - - - 610 530 460 N/A N/A N/A - - - 32 34 40 N/A N/A N/A - - - 620 540 460 N/A N/A N/A KAI-11002-ABA CONFIGURATION Peak Quantum Efficiency Peak Quantum Efficiency Wavelength KAI-11002-FBA CONFIGURATION GEN2 COLOR Peak Quantum Efficiency Red Green Blue Peak Quantum Efficiency Wavelength Red Green Blue QEMAX lQE % Design nm Design % Design nm Design KAI-11002-CBA CONFIGURATION GEN1 COLOR (Note 7) Peak Quantum Efficiency Red Green Blue Peak Quantum Efficiency Wavelength Red Green Blue QEMAX lQE NOTE: N/A = Not Applicable. 1. Per color. 2. Value is over the range of 10% to 90% of photodiode saturation. 3. Value is for the sensor operated without binning. 4. Includes system electronics noise, dark pattern noise and dark current shot noise at 30 MHz. 5. Uses 20LOG (PNe / ne-T). 6. Last stage only, CLOAD = 10 pF. Then f-3dB = (1 / (2n ROUT CLOAD)). 7. This color filter set configuration (Gen1) is not recommended for new designs. www.onsemi.com 12 Temperature Tested at (5C) KAI-11002 TYPICAL PERFORMANCE CURVES Quantum Efficiency Monochrome with Microlens 0.60 Absolute Quantum Efficiency 0.50 0.40 0.30 0.20 0.10 0.00 300 400 500 600 700 800 900 1000 Wavelength (nm) Figure 9. Monochrome with Microlens Quantum Efficiency Monochrome without Microlens 0.20 0.18 Absolute Quantum Efficiency 0.16 0.14 0.12 0.10 0.08 0.06 0.04 0.02 0.00 400 500 600 700 800 900 Wavelength (nm) Figure 10. Monochrome without Microlens Quantum Efficiency www.onsemi.com 13 1000 KAI-11002 Color with Microlens 0.45 Absolute Quantum Efficiency 0.40 0.35 0.30 0.25 0.20 0.15 0.10 0.05 0.00 350 400 450 500 550 600 650 700 750 800 850 900 950 1000 1050 1100 Wavelength (nm) Figure 11. Color with Microlens Quantum Efficiency using AR Glass Color without Microlens Absolute Quantum Efficiency 0.18 0.16 Red 0.14 Green Blue 0.12 0.10 0.08 0.06 0.04 0.02 0.00 400 500 600 700 800 900 Wavelength (nm) Figure 12. Color without Microlens Quantum Efficiency using AR Glass www.onsemi.com 14 1000 KAI-11002 Angular Quantum Efficiency For the curves marked "Horizontal", the incident light angle is varied in a plane parallel to the HCCD. For the curves marked "Vertical", the incident light angle is varied in a plane parallel to the VCCD. Monochrome with Microlens 100% 100 Relative Quantum Efficiency (%) 90% Vertical 80% 70% 60% Horizontal 50% 40% 30% 20% 10% 0% 0 5 10 15 20 25 30 Angle (degress) Figure 13. Monochrome with Microlens Angular Quantum Efficiency Color with Microlens 100% Vertical Relative Quantum Efficiency (%) 90% 80% Red 70% Green 60% Blue Vertical 50% Horizontal 40% 30% 20% 10% 0% -25 -20 -15 -10 -5 0 5 10 15 Angle (degress) Figure 14. Color with Microlens Angular Quantum Efficiency www.onsemi.com 15 20 25 KAI-11002 Power-Estimated Right Output Disabled 500 450 Output Power One Output (mW) Vertical Power One Output (mW) 400 Horizonatl Power (mW) Power (mW) 350 Total Power One Output (mW) 300 250 200 150 100 50 0 0 5 10 15 20 25 30 Horizontal Clock Frequency (MHz) Figure 15. Power Frame Rates - Continuous Mode 5 4.5 Dual output 4 Frame Rate (fps) 3.5 3 Single output 2.5 2 1.5 1 0.5 0 0 5 10 15 Pixel Clock (MHz) Figure 16. Frame Rates www.onsemi.com 16 20 25 30 KAI-11002 DEFECT DEFINITIONS Table 7. DEFECT DEFINITIONS (Notes 1, 2) Description Definition Class X Monochrome with Microlens Only Major Dark Field Defective Pixel Defect 239 mV 100 100 100 200 200 Defect 15% 100 100 100 200 200 Defect 123 mV 1,000 1,000 1,000 2,000 2,000 Cluster Defect A group of 2 to "N" contiguous major defective pixels, but no more than "W" adjacent defects horizontally. 0 1 N = 10 W=3 20 N = 10 W=3 20 N = 10 W=3 20 N = 12 W=5 Column Defect A group of more than 10 contiguous major defective pixels along a single column. 0 0 0 10 2 Major Bright Field Defective Pixel Minor Dark Field Defective Pixel Class 0 Monochrome with Microlens Only Class 1 Class 2 Color Only Class 2 Monochrome Only NOTE: Class X sensors are offered strictly "as available". ON Semiconductor cannot guarantee delivery dates. Please call for availability. 1. There will be at least two non-defective pixels separating any two major defective pixels. 2. Tested at 27C and 40C. Defect Map The defect map supplied with each sensor is based upon testing at an ambient (27C) temperature. Minor point defects are not included in the defect map. All defective pixels are reference to pixel 1, 1 in the defect maps. www.onsemi.com 17 KAI-11002 TEST DEFINITIONS Test Regions of Interest Overclocking Active Area ROI: Pixel (1, 1) to Pixel (4008, 2672) Center 100 by 100 ROI: Pixel (1954, 1336) to Pixel (2053, 1435) The test system timing is configured such that the sensor is overclocked in both the vertical and horizontal directions. See Figure 17 for a pictorial representation of the regions. Only the active pixels are used for performance and defect tests. H Horizontal Overclock Pixel 1,1 V Vertical Overclock Figure 17. Overclock Regions of Interest Tests region of interest, the average value of all pixels is found. For each region of interest, a pixel is marked defective if it is greater than or equal to the median value of that region of interest plus the bright threshold specified or if it is less than or equal to the median value of that region of interest minus the dark threshold specified. Example for major bright field defective pixels: * Average value of all active pixels is found to be 520 mV (40,000 electrons). * Dark defect threshold: 520 mV 15% = 78 mV * Bright defect threshold: 520 mV 15% = 78 mV * Region of interest #1 selected. This region of interest is pixels 1, 1 to pixels 167, 167. Median of this region of interest is found to be 520 mV. Any pixel in this region of interest that is (520 + 78 mV) 598 mV in intensity will be marked defective. Any pixel in this region of interest that is (520 - 78 mV) 442 mV in intensity will be marked defective. * All remaining 384 sub regions of interest are analyzed for defective pixels in the same manner. Dark Field Defect Test This test is performed under dark field conditions. The sensor is partitioned into 384 sub regions of interest, each of which is 167 by 167 pixels in size. In each region of interest, the median value of all pixels is found. For each region of interest, a pixel is marked defective if it is greater than or equal to the median value of that region of interest plus the defect threshold specified in the "Defect Definitions" section. Bright Field Defect Test This test is performed with the imager illuminated to a level such that the output is at approximately 40,000 electrons. Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 60,000 electrons. The average signal level of all active pixels is found. The bright and dark thresholds are set as: Dark Defect Threshold = Active Area Signal @ Threshold Bright Defect Threshold = Active Area Signal @ Threshold The sensor is then partitioned into 384 sub regions of interest, each of which is 167 by 167 pixels in size. In each www.onsemi.com 18 KAI-11002 OPERATION Absolute Maximum Ratings Absolute maximum rating is defined as a level or condition that should not be exceeded at any time per the description. If the level or the condition is exceeded, the device will be degraded and may be damaged. Table 8. ABSOLUTE MAXIMUM RATINGS Description Operating Temperature Symbol Minimum Maximum Unit Notes TOP -50 70 C 1 Humidity RH 5 90 % 2 Output Bias Current IOUT 0.0 -40 mA 3 CL - 10 pF Off-Chip Load Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Noise performance will degrade at higher temperatures. 2. T = 25C. Excessive humidity will degrade MTTF. 3. Total for both outputs. Current is -20 mA for each output. Avoid shorting output pins to ground or any low impedance source during operation. Amplifier bandwidth increases at higher current and lower load capacitance at the expense of reduced gain (sensitivity). Operation at these values will reduce MTTF. Table 9. MAXIMUM VOLTAGE RATINGS BETWEEN PINS Description Minimum Maximum Unit RL, RR, H1BINL, H1BINR, H2SL, H1SL, H1BL, H2BL, H2BR, H1BR, H1SR, H2SR, OGL, OGR to ESD 0 17 V -17 17 V 0 25 V Pin to Pin with ESD Protection VDDL, VDDR to GND Notes 1 1. Pins with ESD protection are: RL, RR, H1BINL, H1BINR, H2SL, H1SL, H1BL, H2BL, H2BR, H1BR, H1SR, H2SR, OGL, and OGR. Table 10. DC BIAS OPERATING CONDITIONS Symbol Min. Nom. Max. Unit Maximum DC Current Output Gate OG -3.0 -2.5 -2.0 V 1 mA Reset Drain RD 10.5 11.5 12.0 V 1 mA Output Amplifier Supply VDD 14.5 15.0 15.5 V 2 mA Ground GND 0.0 0.0 0.0 V Substrate SUB 8.0 TBD 17.0 V 1, 5 ESD Protection Disable ESD -9.0 -8.0 -7.0 V 2 Output Bias Current IOUT - -5 -10 mA 3 Description Notes 4 1. The operating of the substrate voltage, VAB, will be marked on the shipping container for each device. The value of VAB is set such that the photodiode charge capacity is 60,000 electrons. 2. VESD must be at least 1 V more negative than H1L and H2L during sensor operation AND during camera power turn on. 3. An output load sink must be applied to VOUT to activate output amplifier. 4. The maximum DC current is for one output unloaded. This is the maximum current that the first two stages of one output amplifier will draw. This value is with VOUT disconnected. 5. Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions. Power-Up Sequence 1. Substrate 2. ESD Protection 3. All Other Biases and Clocks www.onsemi.com 19 KAI-11002 AC Operating Conditions Table 11. CLOCK LEVELS Description Symbol Min. Nom. Max. Unit V2H 7.5 8.0 8.5 V Vertical CCD Clocks Midlevel V1M, V2M -0.2 0.0 0.2 V Vertical CCD Clocks Low V1L, V2L -9.5 -9.0 -8.5 V Horizontal CCD Clocks Amplitude H1H, H2H 5.8 6.0 6.2 V Horizontal CCD Clocks Low H1L, H2L -4.2 -4.0 -3.8 V RH 1.3 1.5 1.7 V Vertical CCD Clock High Reset Clock High Reset Clock Low RL -3.7 -3.5 -3.3 V VSHUTTER 39 40 48 V Fast Dump High FDH 4.5 5.0 5.5 V Fast Dump Low FDL -9.5 -9.0 -8.5 V Electronic Shutter Voltage Notes 2 1 1. FDL can use the same supply as Vertical CCD Clocks Low if desired. 2. Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions. Table 12. CLOCK LINE CAPACITANCES Clocks Capacitance Unit Notes V1 to GND 108 nF 1 V2 to GND 118 nF 1 V1 to V2 56 nF H1S to GND 27 pF 2 H2S to GND 27 pF 2 H1B to GND 13 pF 2 H2B to GND 4 pF 2 H1S to H2B and H2S 13 pF 2 H1B to H2B and H2S 13 pF 2 H2S to H1B and H1S 13 pF 2 H2B to H1B and H1S 13 pF 2 H1BIN to GND 20 pF 2 R to GND 10 pF FD to GND 20 pF 1. Gate capacitance to GND is voltage dependent. Value is for nominal VCCD clock voltages. 2. For nominal HCCD clock voltages, these values are for half of the imager (H1SL, H1BL, H2SL, H2BL and H1BINL or H1SR, H1BR, H2SR, H2BR and H1BINR). www.onsemi.com 20 KAI-11002 TIMING Table 13. TIMING REQUIREMENTS Description Symbol Min. Nom. Max. Unit tHD 3.0 3.5 10.0 ms VCCD Transfer Time tVCCD 3.0 3.5 20.0 ms Photodiode Transfer Time HCCD Delay tV3rd 8.0 10.0 15.0 ms VCCD Pedestal Time t3P 100.0 120.0 200.0 ms VCCD Delay t3D 15.0 20.0 80.0 ms Reset Pulse Time tR 2.5 5.0 - ns Shutter Pulse Time tS 3.0 4.0 10.0 ms Shutter Pulse Delay tSD 1.0 1.5 10.0 ms HCCD Clock Period tH 33 - 200 ns VCCD Rise/Fall Time tVR 0.0 0.1 1.0 ms Fast Dump Gate Delay tFD 0.5 - - ms Vertical Clock Edge Alignment tVE 0.0 - 100 ns Main Timing - Continuous Mode Vertical Frame Timing Line Timing Repeat for 2721 Lines Figure 18. Main Timing - Continuous Mode www.onsemi.com 21 KAI-11002 Frame Timing - Continuous Mode Frame Timing without Binning V1M V1 V1L V1H tL tV3rd tL V2M V2 V2L Line 2720 t3P Line 2721 t3D Line 1 H1H, H1BINH H1, H1BIN H1L, H1BINL H2H H2 H2L Figure 19. Frame Timing without Binning Frame Timing for Vertical Binning by 2 V1 tL tV3rd tL 3 x tVCCD V2 t3P Line 1360 t3D Line 1 Line 1361 H1, H1BIN H2 Figure 20. Frame Timing for Vertical Binning by 2 Frame Timing Edge Alignment V1M V1 V1L V2H V2M V2 tVE V2L Figure 21. Frame Timing Edge Alignment www.onsemi.com 22 KAI-11002 Line Timing - Continuous Mode Line Timing Single Output tL V1 tVCCD V2 tHD H1, H1BIN H2 4073 4074 4075 4076 4053 4054 4055 4056 4057 4058 23 24 25 26 27 28 Pixel Count 1 2 3 4 5 6 R Figure 22. Line Timing Single Output Line Timing Dual Output - Left Output tL V1 tVCCD V2 tHD H1, H1BIN H2 Figure 23. Line Timing Dual Output - Left Output www.onsemi.com 23 2039 2040 2037 2038 2035 2036 2033 2034 2031 2032 2030 26 27 28 25 23 24 4 5 6 1 Pixel Count 2 3 R KAI-11002 Line Timing Dual Output - Right Output tL V1 tVCCD V2 tHD H1, H1BIN H2 2039 2040 2037 2038 2035 2036 2033 2034 2031 2032 2030 26 27 28 25 23 24 4 5 6 2 3 Pixel Count 1 R Figure 24. Line Timing Dual Output - Right Output Line Timing Vertical Binning by 2 tL V1 tVCCD V2 tHD H1, H1BIN H2 Figure 25. Line Timing Vertical Binning by 2 www.onsemi.com 24 4076 4074 4075 4073 4057 4058 4055 4056 4053 4054 28 26 27 24 25 23 4 5 2 3 Pixel Count 1 R KAI-11002 Line Timing Detail V1 tVCCD V2 tH tHD H1, H1BIN H2 R Figure 26. Line Timing Detail Line Timing Binning by 2 Detail V1 tVCCD V2 tH tHD H1, H1BIN H2 R Figure 27. Line Timing Binning by 2 Detail Line Timing Edge Alignment tVCCD V1 V2 tVE tVE Figure 28. Line Timing Edge Alignment www.onsemi.com 25 KAI-11002 Pixel Timing - Continuous Mode V1 V2 H1, H1BIN H2 Pixel Count 1 2 3 4 5 23 24 25 26 R VOUT Dummy Pixels Light Shielded Pixels Photosensitive Pixels Figure 29. Pixel Timing Pixel Timing Detail tR RH R RL H1H, H1BINH H1, H1BIN H1L, H1BINL H2H H2 H2L VOUT Figure 30. Pixel Timing Detail www.onsemi.com 26 KAI-11002 Fast Line Dump Timing fFD fV1 fV2 tFD tVCCD tFD tVCCD fH1 fH2 Figure 31. Fast Line Dump Timing www.onsemi.com 27 KAI-11002 Electronic Shutter Electronic Shutter Line Timing fV1 fV2 tVCCD tHD VSHUTTER tS VSUB tSD fH1 fH2 fR Figure 32. Electronic Shutter Line Timing Electronic Shutter - Integration Time Definition fV2 Integration Time VSHUTTER VSUB Figure 33. Integration Time Definition Electronic Shutter Description The voltage on the substrate (SUB) determines the charge capacity of the photodiodes. When SUB is 8 volts the photodiodes will be at their maximum charge capacity. Increasing VSUB above 8 volts decreases the charge capacity of the photodiodes until 40 volts when the photodiodes have a charge capacity of zero electrons. Therefore, a short pulse on SUB, with a peak amplitude greater than 40 volts, empties all photodiodes and provides the electronic shuttering action. It may appear the optimal substrate voltage setting is 8 volts to obtain the maximum charge capacity and dynamic range. While setting VSUB to 8 volts will provide the maximum dynamic range, it will also provide the minimum anti-blooming protection. The KAI-11002 VCCD has a charge capacity of 90,000 electrons (90 ke-). If the SUB voltage is set such that the photodiode holds more than 90 ke-, then when the charge is transferred from a full photodiode to VCCD, www.onsemi.com 28 KAI-11002 protection. A low VSUB voltage provides the maximum dynamic range and minimum (or no) anti-blooming protection. A high VSUB voltage provides lower dynamic range and maximum anti-blooming protection. The optimal setting of VSUB is written on the container in which each KAI-11002 is shipped. The given VSUB voltage for each sensor is selected to provide anti-blooming protection for bright spots at least 100 times saturation, while maintaining at least 60 ke- of dynamic range. The electronic shutter provides a method of precisely controlling the image exposure time without any mechanical components. If an integration time of tINT is desired, then the substrate voltage of the sensor is pulsed to at least 40 volts tINT seconds before the photodiode to VCCD transfer pulse on V2. Use of the electronic shutter does not have to wait until the previously acquired image has been completely read out of the VCCD. The figure below shows the DC bias (SUB) and AC clock (VSHUTTER) applied to the SUB pin. Both the DC bias and AC clock are referenced to ground. the VCCD will overflow. This overflow condition manifests itself in the image by making bright spots appear elongated in the vertical direction. The size increase of a bright spot is called blooming when the spot doubles in size. The blooming can be eliminated by increasing the voltage on SUB to lower the charge capacity of the photodiode. This ensures the VCCD charge capacity is greater than the photodiode capacity. There are cases where an extremely bright spot will still cause blooming in the VCCD. Normally, when the photodiode is full, any additional electrons generated by photons will spill out of the photodiode. The excess electrons are drained harmlessly out to the substrate. There is a maximum rate at which the electrons can be drained to the substrate. If that maximum rate is exceeded, (for example, by a very bright light source) then it is possible for the total amount of charge in the photodiode to exceed the VCCD capacity. This results in blooming. The amount of anti-blooming protection also decreases when the integration time is decreased. There is a compromise between photodiode dynamic range (controlled by VSUB) and the amount of anti-blooming VSHUTTER SUB GND GND Figure 34. DC Bias and AC Clock Applied to the SUB Pin www.onsemi.com 29 KAI-11002 STORAGE AND HANDLING Table 14. STORAGE CONDITIONS Description Symbol Minimum Maximum Unit Notes Storage Temperature TST -20 80 C 1 Humidity RH 5 90 % 2 1. Long-term exposure toward the maximum temperature will accelerate color filter degradation. 2. T = 25C. Excessive humidity will degrade MTTF. For information on ESD and cover glass care and cleanliness, please download the Image Sensor Handling and Best Practices Application Note (AN52561/D) from www.onsemi.com. For quality and reliability information, please download the Quality & Reliability Handbook (HBD851/D) from www.onsemi.com. For information on device numbering and ordering codes, please download the Device Nomenclature technical note (TND310/D) from www.onsemi.com. For information on environmental exposure, please download the Using Interline CCD Image Sensors in High Intensity Lighting Conditions Application Note (AND9183/D) from www.onsemi.com. For information on Standard terms and Conditions of Sale, please download Terms and Conditions from www.onsemi.com. For information on soldering recommendations, please download the Soldering and Mounting Techniques Reference Manual (SOLDERRM/D) from www.onsemi.com. www.onsemi.com 30 KAI-11002 MECHANICAL INFORMATION Package Notes: 1. See Ordering Information for marking code. 2. Cover glass is manually placed and visually aligned over die - location accuracy is not guaranteed. Figure 35. Package Drawing www.onsemi.com 31 KAI-11002 Die to Package Alignment Notes: 1. Center of image is offset from center of package by (0.00, 0.10) mm nominal. 2. Die is aligned within 1 degrees of any package cavity edge. Figure 36. Die to Package Alignment www.onsemi.com 32 KAI-11002 Glass Notes: Double Sided AR Coated Glass 1. Multi-Layer Anti-Reflective Coating on 2 Sides: Double Sided Reflectance: Range (mm) 420-450 nm < 2% 450-630 nm < 1% 630-680 nm < 2% 2. Dust, Scratch Specification - 20 microns max. 3. Substrate - Schott D236T eco or equivalent 4. Epoxy: NCO-150HB Thickness: 0.002-0.005 Clear Glass 1. Materials: Substrate - Schott D236T eco or equivalent 2. No Epoxy 3. Dust, Scratch Count - 20 microns max. 4. Reflectance: 420-435 nm < 10% 435-630 nm < 10% 630-680 nm < 10% Figure 37. Glass Drawing www.onsemi.com 33 KAI-11002 Glass Transmission 100 90 80 Transmission (%) 70 60 50 40 30 20 Clear 10 0 200 MAR 300 400 500 600 700 800 900 Wavelength (nm) Figure 38. MAR and Clear Glass Transmission ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 www.onsemi.com 34 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative KAI-11002/D