MC68HC05BD3D/H - Motorola / Freescale Semiconductor

HC05

MC68HC05BD3D/H

MC68HC05BD3

MC68HC705BD3

MC68HC05BD5

TECHNICAL

DATA

!MOTOROLA

MC68HC05BD3

!MOTOROLA

TECHNICAL DATA

TPG

GENERAL DESCRIPTION

PIN DESCRIPTION AND I/O PORTS

MEMORY AND REGISTERS

RESETS AND INTERRUPTS

MULTI-FUNCTION TIMER

PULSE WIDTH MODULATION

M-BUS SERIAL INTERFACE

SYNC SIGNAL PROCESSOR

CPU CORE AND INSTRUCTION SET

LOW POWER MODES

OPERATING MODES

ELECTRICAL SPECIFICATIONS

MECHANICAL SPECIFICATIONS

MC68HC705BD3

MC68HC05BD5

GENERAL DESCRIPTION

PIN DESCRIPTION AND I/O PORTS

MEMORY AND REGISTERS

RESETS AND INTERRUPTS

MULTI-FUNCTION TIMER

PULSE WIDTH MODULATION

M-BUS SERIAL INTERFACE

SYNC SIGNAL PROCESSOR

CPU CORE AND INSTRUCTION SET

LOW POWER MODES

OPERATING MODES

ELECTRICAL SPECIFICATIONS

MECHANICAL SPECIFICATIONS

MC68HC705BD3

MC68HC05BD5 TPG

All products are sold on Motorola’s Terms & Conditions of Supply. In ordering a product covered by this document the

Customer agrees to be bound by those Terms & Conditions and nothing contained in this document constitutes or forms part

of a contract (with the exception of the contents of this Notice). A copy of Motorola’s Terms & Conditions of Supply is available

on request.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty,

representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any

liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including

without limitation consequential or incidental damages. “Typical” parameters can and do vary in different applications. All

operating parameters, including “Typicals”, must be validated for each customer application by customer’s technical experts.

Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed,

intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications

intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a

situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended

or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and

distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly

or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim

alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and

are registered

trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

The Customer should ensure that it has the most up to date version of the document by contacting its local Motorola office.

This document supersedes any earlier documentation relating to the products referred to herein. The information contained

in this document is current at the date of publication. It may subsequently be updated, revised or withdrawn.



MOTOROLA LTD., 1996

All Trade Marks recognized. This document contains information on new products. Speciﬁcations and information herein are

subject to change without notice.

MC68HC05BD3

MC68HC705BD3

MC68HC05BD5

High-density complementary

metal oxide semiconductor

(HCMOS) microcontroller unit

TPG

Conventions

An overbar is used to designate an active-low signal, eg: RESET.

Unless otherwise stated, blank cells in a register diagram indicate that the bit is

either unused or reserved; shaded cells indicate that the bit is not described in the

following paragraphs; ‘u’ is used to indicate an undeﬁned state (on reset).

CUSTOMER FEEDBACK QUESTIONNAIRE (MC68HC05BD3D/H)

Motorola wishes to continue to improve the quality of its documentation. W e w ould w elcome your feedbac k on the publication you

have just received. Having used the document, please complete this card (or a photocopy of it, if you prefer).

1. How would you rate the quality of the document? Check one box in each category.

Excellent Poor Excellent Poor

Organization

❏❏❏❏

Tables

❏❏❏❏

Readability

❏❏❏❏

Table of contents

❏❏❏❏

Understandability

❏❏❏❏

Index

❏❏❏❏

Accuracy

❏❏❏❏

Page size/binding

❏❏❏❏

Illustrations

❏❏❏❏

Overall impression

❏❏❏❏

Comments:

2. What is your intended use for this document? If more than one option applies, please rank them (1, 2, 3).

Selection of device for new application

❏

Other

❏

Please specify:

System design

❏

Training purposes

❏

3. How well does this manual enable you to perform the task(s) outlined in question 2?

Completely Not at all Comments:

❏❏❏❏

4. How easy is it to ﬁnd the information you are looking for?

Easy Difﬁcult Comments:

❏❏❏❏

5. Is the level of technical detail in the following sections sufﬁcient to allow you to understand how the device functions?

Too little detail Too much detail

❏❏❏❏❏

Comments:

6. Have you found any errors? If so, please comment:

7. From your point of view, is anything missing from the document? If so, please say what:

– Cut along this line to remove –

✂

SECTION 1 GENERAL DESCRIPTION

SECTION 2 PIN DESCRIPTION AND I/O PORTS

SECTION 3 MEMORY AND REGISTERS

SECTION 4 RESETS AND INTERRUPTS

SECTION 5 MULTI-FUNCTION TIMER

SECTION 6 PULSE WIDTH MODULATION

SECTION 7 M-BUS SERIAL INTERFACE

SECTION 8 SYNC SIGNAL PROCESSOR

SECTION 9 CPU CORE AND INSTRUCTION SET

SECTION 10 LOW POWER MODES

SECTION 11 OPERATING MODES

SECTION 12 ELECTRICAL SPECIFICATIONS

SECTION 13 MECHANICAL SPECIFICATIONS

SECTION 14 MC68HC705BD3

SECTION 15 MC68HC05BD5

TPG

13. Currently there is some discussion in the semiconductor industry regarding a move tow ards providing data sheets in electronic

form. If you have any opinion on this subject, please comment.

14. We would be grateful if you would supply the following information (at your discretion), or attach your card.

Name: Phone No:

Position: FAX No:

Department:

Company:

Address:

Thank you for helping us improve our documentation,

HKG CSIC Technical Publications , Motorola Semiconductors H.K. Ltd., Hong Kong.

– Cut along this line to remove –

– Third fold back along this line –

8. How could we improve this document?

9. How would you rate Motorola’s documentation?

Excellent Poor

– In general

❏❏ ❏❏

– Against other semiconductor suppliers

❏❏ ❏❏

10. Which semiconductor manufacturer provides the best technical documentation?

11. Which company (in any ﬁeld) provides the best technical documentation?

12. How many years have you worked with microprocessors?

Less than 1 year

❏

1–3 years

❏

3–5 years

❏

More than 5 years

❏

By air mail

Par avion

FIX STAMP HERE

– First fold back along this line –

!MOTOROLA

Semiconductor Products Sector

Asia Paciﬁc Group

Motorola Semiconductors H.K. Ltd.,

13/F, Prosperity Centre,

77-81 Container Port Road,

Kwai Chung, N.T.,

HONG KONG.

F.A.O. HKG CSIC Technical Publications

(re: MC68HC05BD3D/H)

FAX: (852) 2485-0548

– Second fold back along this line –

– Finally, tuck this edge into opposite ﬂap –

✂

TPG

MC68HC05BD3 MOTOROLA
i
Paragraph
Number Page
NumberTITLE
TABLE OF CONTENTS
1 
GENERAL DESCRIPTION
1.1 Features.................................................................................................................1-1
2 
PIN DESCRIPTION AND I/O PORTS
2.1 PIN DESCRIPTIONS.............................................................................................2-1
2.2 Pin Assignments....................................................................................................2-2
2.3 INPUT/OUTPUT PORTS.......................................................................................2-3
2.3.1 Port A...............................................................................................................2-3
2.3.2 Port B...............................................................................................................2-3
2.3.3 Port C...............................................................................................................2-4
2.3.4 Port D...............................................................................................................2-4
2.3.5 Input/Output Programming...............................................................................2-4
2.3.6 Port C and D Conﬁguration Registers..............................................................2-5
3 
MEMORY AND REGISTERS
3.1 Registers ...............................................................................................................3-1
3.2 RAM (MC68HC05BD3)..........................................................................................3-1
3.3 RAM (MC68HC705BD3/MC68HC05BD5).............................................................3-1
3.4 ROM (MC68HC05BD3).........................................................................................3-2
3.5 ROM (MC68HC05BD5).........................................................................................3-2
3.6 EPROM (MC68HC705BD3) ..................................................................................3-2
3.7 Bootstrap ROM......................................................................................................3-2
TPG
7

MOTOROLA
ii MC68HC05BD3
Paragraph
Number Page
NumberTITLE

RESETS AND INTERRUPTS
1 RESETS................................................................................................................4-1
1.1 Power-On Reset (POR)...................................................................................4-1
1.2 RESET Pin.......................................................................................................4-1
1.3 Illegal Address (ILADR) Reset.........................................................................4-2
1.4 Computer Operating Properly (COP) Reset....................................................4-2
2 INTERRUPTS........................................................................................................4-3
2.1 Non-maskable Software Interrupt (SWI)..........................................................4-3
2.2 Maskable Hardware Interrupts.........................................................................4-5
2.2.1 External Interrupt (IRQ)..............................................................................4-5
2.2.2 Sync Signal Processor Interrupt.................................................................4-7
2.2.3 M-Bus Interrupts.........................................................................................4-7
2.2.4 Multi-Function Timer Interrupts ..................................................................4-8

MULTI-FUNCTION TIMER
1 MFT Counter Register...........................................................................................5-1
2 MFT Control and Status Register..........................................................................5-1
3 COP W atchdog......................................................................................................5-2

PULSE WIDTH MODULATION
1 PWM Registers .....................................................................................................6-1
2 General Operation.................................................................................................6-1

M-BUS SERIAL INTERFACE
1 M-Bus Interface Features......................................................................................7-1
2 M-Bus Protocol......................................................................................................7-2
2.1 START Signal...................................................................................................7-3
2.2 Slave Address Transmission............................................................................7-3
2.3 Data Transfer....................................................................................................7-4
2.4 Repeated START Signal..................................................................................7-4
2.5 STOP Signal....................................................................................................7-4
2.6 Arbitration Procedure.......................................................................................7-4
2.7 Clock Synchronization.....................................................................................7-5
2.8 Handshaking....................................................................................................7-5
3 M-Bus Registers....................................................................................................7-5
TPG
8

MC68HC05BD3 MOTOROLA
iii
Paragraph
Number Page
NumberTITLE
3.1 M-Bus Address Register (MADR)....................................................................7-6
3.2 M-Bus Frequency Register (MFDR).................................................................7-6
3.3 M-Bus Control Register (MCR)........................................................................7-7
3.4 M-Bus Status Register (MSR)..........................................................................7-8
3.5 M-Bus Data I/O Register (MDR)......................................................................7-9
4 Programming Considerations ................................................................................7-11
4.1 Initialization......................................................................................................7-11
4.2 Generation of a START Signal and the First Byte of Data Transfer..................7-11
4.3 Software Responses after Transmission or Reception of a Byte .....................7-11
4.4 Generation of the STOP Signal........................................................................7-12
4.5 Generation of a Repeated START Signal ........................................................7-13
4.6 Slave Mode......................................................................................................7-13
4.7 Arbitration Lost.................................................................................................7-13

SYNC SIGNAL PROCESSOR
1 Functional Blocks...................................................................................................8-1
1.1 Polarity Correction............................................................................................8-1
1.1.1 Separate Vertical Sync Input......................................................................8-2
1.1.2 Separate Horizontal Or Composite Sync Input ..........................................8-3
1.2 Sync Detection.................................................................................................8-3
1.3 Free-running Pseudo Sync Signal Generator..................................................8-4
1.4 Sync Separation...............................................................................................8-4
1.5 Vertical Sync Pulse Reshaper..........................................................................8-5
1.6 Sync Signal Counters ......................................................................................8-5
2 VSYNC Interrupt....................................................................................................8-5
3 Registers ...............................................................................................................8-7
3.1 Sync Signal Control & Status Register (SSCSR).............................................8-7
3.2 Vertical Frequency Registers (VFRS)..............................................................8-9
3.3 Line Frequency Registers (LFRs)....................................................................8-9
3.4 Sync Signal Control Register (SSCR)..............................................................8-10
3.5 Horizontal Sync Period Width Register (HPWR)..............................................8-10
4 System Operation..................................................................................................8-11

CPU CORE AND INSTRUCTION SET
1 Registers ...............................................................................................................9-1
1.1 Accumulator (A)...............................................................................................9-1
1.2 Index register (X)..............................................................................................9-2
1.3 Program counter (PC)......................................................................................9-2
1.4 Stack pointer (SP)............................................................................................9-2
1.5 Condition code register (CCR).........................................................................9-2
TPG
9

MOTOROLA
iv MC68HC05BD3
Paragraph
Number Page
NumberTITLE
2 Instruction set........................................................................................................9-3
2.1 Register/memory Instructions..........................................................................9-4
2.2 Branch instructions..........................................................................................9-4
2.3 Bit manipulation instructions............................................................................9-4
2.4 Read/modify/write instructions.........................................................................9-4
2.5 Control instructions..........................................................................................9-4
2.6 Tables...............................................................................................................9-4
3 Addressing modes.................................................................................................9-11
3.1 Inherent............................................................................................................9-11
3.2 Immediate........................................................................................................9-11
3.3 Direct ...............................................................................................................9-11
3.4 Extended..........................................................................................................9-12
3.5 Indexed, no offset ............................................................................................9-12
3.6 Indexed, 8-bit offset .........................................................................................9-12
3.7 Indexed, 16-bit offset .......................................................................................9-12
3.8 Relative............................................................................................................9-13
3.9 Bit set/clear......................................................................................................9-13
3.10 Bit test and branch...........................................................................................9-13

LOW POWER MODES
1 STOP Mode.........................................................................................................10-1
2 WAIT Mode..........................................................................................................10-1
3 COP W atchdog Timer Considerations.................................................................10-2

OPERATING MODES
1 User Mode (Normal Operation)...........................................................................11-2
2 Self-Check Mode.................................................................................................11-2
3 Bootstrap Mode...................................................................................................11-4

ELECTRICAL SPECIFICATIONS
1 Maximum Ratings................................................................................................12-1
2 Thermal Characteristics ......................................................................................12-1
3 DC Electrical Characteristics...............................................................................12-2
4 Control Timing .....................................................................................................12-3
5 M-Bus Timing ......................................................................................................12-4
6 Sync Signal Processor Timing.............................................................................12-5
TPG
10

MC68HC05BD3 MOTOROLA
v
Paragraph
Number Page
NumberTITLE
13 
MECHANICAL SPECIFICATIONS
13.1 42-Pin SDIP Package (Case 858-01)..................................................................13-1
13.2 40-Pin DIP Package (Case 711-03).....................................................................13-1
14 
MC68HC705BD3
14.1 Features...............................................................................................................14-1
14.2 Memory Map........................................................................................................14-1
14.3 EPROM Programming.........................................................................................14-1
14.3.1 Programming Control Register (PCR)............................................................14-3
14.3.2 EPROM Programming Sequence..................................................................14-3
14.4 DC Electrical Characteristics...............................................................................14-4
15 
MC68HC05BD5
15.1 Features...............................................................................................................15-1
15.2 Memory Map........................................................................................................15-1
15.3 DC Electrical Characteristics...............................................................................15-3
TPG
11

MOTOROLA

vi MC68HC05BD3

THIS PAGE LEFT BLANK INTENTIONALLY

TPG

MC68HC05BD3 MOTOROLA
vii
Figure
Number Page
NumberTITLE
LIST OF FIGURES
 1-1 MC68HC05BD3/MC68HC705BD3/MC68HC05BD5 Block Diagram......................1-2
 2-1 Pin Assignment for 40-pin DIP Package.................................................................2-2
 2-2 Pin Assignment for 42-pin SDIP Package ..............................................................2-3
 2-3 Parallel Port I/O Circuitry........................................................................................2-6
 3-1 Memory Map ..........................................................................................................3-3
 4-1 Power-On Reset and RESET Timing......................................................................4-2
 4-2 Interrupt Stacking Order.........................................................................................4-4
 4-3 External Interrupt Circuit and Timing......................................................................4-6
 6-1 8-Bit PWM Output Waveforms................................................................................6-2
 7-1 M-Bus Interface Block Diagram..............................................................................7-2
 7-2 M-Bus Transmission Signal Diagram......................................................................7-3
 7-3 Clock Synchronization............................................................................................7-5
 7-4 Flowchart of M-Bus Interrupt Routine.....................................................................7-10
 8-1 Sync Signal Processor Block Diagram...................................................................8-2
 8-2 Sync Signal Polarity Correction..............................................................................8-3
 8-3 Sync Separator.......................................................................................................8-4
 8-4 Sync Signal Counters Block Diagram.....................................................................8-6
 8-5 Vertical Frequency Counter Timing ........................................................................8-6
 8-6 Typical Monitor System Operation..........................................................................8-12
 9-1 Programming model...............................................................................................9-1
 9-2 Stacking order ........................................................................................................9-2
 10-1 WAIT Flowchart....................................................................................................10-2
 11-1 Flowchart of Mode Entering .................................................................................11-1
 11-2 Self-Check Mode Timing ......................................................................................11-2
 11-3 MC68HC05BD3 Self-Test Circuit..........................................................................11-3
 12-1 M-Bus Timing........................................................................................................12-4
 14-1 MC68HC705BD3 Memory Map............................................................................14-2
 15-1 MC68HC05BD5 Memory Map..............................................................................15-2
TPG
\13

MOTOROLA

viii MC68HC05BD3

THIS PAGE LEFT BLANK INTENTIONALLY

TPG

MC68HC05BD3 MOTOROLA
ix
Table
Number Page
NumberTITLE
LIST OF TABLES
 2-1 I/O Pin Functions....................................................................................................2-4
 2-2 Conﬁguration for PC6 and PC7..............................................................................2-5
 3-1 Register Outline......................................................................................................3-4
 4-1 Reset/Interrupt Vector Addresses..........................................................................4-4
 5-1 COP Reset and RTI Rates .....................................................................................5-3
 7-1 M-Bus Prescaler.....................................................................................................7-6
 8-1 Vertical Frame Frequencies....................................................................................8-9
 9-1 MUL instruction.......................................................................................................9-5
 9-2 Register/memory instructions.................................................................................9-5
 9-3 Branch instructions.................................................................................................9-6
 9-4 Bit manipulation instructions...................................................................................9-6
 9-5 Read/modify/write instructions ...............................................................................9-7
 9-6 Control instructions.................................................................................................9-7
 9-7 Instruction set.........................................................................................................9-8
 9-8 M68HC05 opcode map...........................................................................................9-10
 11-1 Mode Selection.....................................................................................................11-2
 11-2 Self-Check Report................................................................................................11-4
 12-1 DC Electrical Characteristics for MC68HC05BD3................................................12-2
 12-2 Control Timing ......................................................................................................12-3
 12-3 M-Bus Interface Input Signal Timing.....................................................................12-4
 12-4 M-Bus Interface Output Signal Timing..................................................................12-4
 12-5 Sync Signal Processor Timing..............................................................................12-5
 14-1 MC68HC705BD3 Programming Boards...............................................................14-1
 14-2 DC Electrical Characteristics for MC68HC705BD3..............................................14-4
 15-1 DC Electrical Characteristics for MC68HC05BD5................................................15-3
TPG
15

MOTOROLA

xMC68HC05BD3

THIS PAGE LEFT BLANK INTENTIONALLY

TPG

MC68HC05BD3 MOTOROLA

1-1

GENERAL DESCRIPTION

The MC68HC05BD3 HCMOS microcontroller is a member of the M68HC05 Family of low-cost

single-chip microcontrollers. This 8-bit microcontroller unit (MCU) contains an on-chip oscillator,

CPU, RAM, ROM, parallel I/O capability with pins programmable as input or output, M-Bus serial

interface system (I2C), Pulse Width Modulator, Multi-Function Timer, and Sync Signal Processor.

These features make it particularly suitable as a multi-sync computer monitor MCU.

The MC68HC05BD5 is functionally equivalent to MC68HC05BD3, with increase RAM and ROM.

The MC68HC705BD3 is an EPROM version of the MC68HC05BD5. All references to the

MC68HC05BD3 apply equally to the MC68HC705BD3 and MC68HC05BD5, unless otherwise

stated.

References speciﬁc to the MC68HC705BD3 are italicized in the text and also, for quick

ref erence, the y are summarized in Section 14.

Ref erences to MC68HC05BD5 are summarized in

Section 15.

1.1 Features

• Fully static chip design featuring the industry standard 8-bit M68HC05 core

• Power saving Wait mode

• 128 bytes of on-chip RAM for MC68HC05BD3

256 bytes for

MC68HC705BD3

and MC68HC05BD5

• 3.75K-bytes of user ROM for MC68HC05BD3

7.75K-bytes of user ROM for MC68HC05BD5

7.75K-bytes of user EPROM for MC68HC705BD3

• 24 bidirectional I/O lines: 14 dedicated and 10 multiplexed I/O lines.

4 of the 14 dedicated I/O lines and 6 of the MUXed I/O lines have +10V open-drain O/Ps.

• 16 channels PWM outputs: 8 dedicated, +10V open-drain PWM channels and

8 multiplexed with I/O lines of which 6 of them have +10V open-drain outputs.

• M-Bus Serial Interface (I2C-bus†)

• Multi-Function Timer (MFT) with Periodic Interrupt

• COP watchdog reset

TPG

†I2C-bus is a proprietary Philips interface bus

MOTOROLA

1-2 MC68HC05BD3GENERAL DESCRIPTION

1• Horizontal and Vertical Sync Signal Processor

• Self-check mode

• Available in 40-pin DIP and 42-pin SDIP packages

Figure 1-1 MC68HC05BD3/MC68HC705BD3/MC68HC05BD5 Block Diagram

USER ROM

SELF-CHECK ROM - 224 Bytes

128 Bytes for MC68HC05BD3

ACCUMULATOR

INDEX REGISTER

STACK POINTER

PROGRAM COUNTER

CONDITION CODE REGISTER

M68HC05

CPU

RESET

IRQ/

VPP

1H INZC

OSC POWER

EXTAL

XTAL

VDD

VSS

DDR A

PORT A

PA0 - PA7

PC0/PWM8*

PC1/PWM9*

PC2/PWM10*

PC3/PWM11*

PC4/PWM12*

PC5/PWM13*

PC6/PWM14/VTTL

PC7/PWM15/HTTL

÷ 2

PWM

1 1

00000

0415

DDR B

PORT B

PB2* - PB5*

DDR C

PORT C

PD0/SDA†

PD1/SCL†

M-BUS

DDR D

PORT D

PWM0*

PWM1*

PWM2*

PWM3*

PWM4*

PWM5*

PWM6*

PWM7*

SYNC

VSYNC

HSYNC

SIGNAL

PROCESSOR

(SSP)

MFT

(with COP)

RESET

3.75K-Bytes for MC68HC05BD3

7.75K-Bytes for MC68HC05BD5

7.75K-Bytes EPROM for MC68HC705BD3

BOOTSTRAP ROM - 480 Bytes

for MC68HC705BD3 only

for MC68HC05BD3 & MC68HC05BD5 only

* +10V open-drain

† +5V open-drain if the pin is conﬁgured as SDA or SCL

256 Bytes for MC68HC705BD3 & MC68HC05BD5

RAM PB0

PB1

TPG

MC68HC05BD3 MOTOROLA

2-1

PIN DESCRIPTION AND I/O PORTS

This section provides a description of the functional pins and I/O programming of the

MC68HC05BD3 microcontroller.

2.1 PIN DESCRIPTIONS

PIN NAME 40-pin DIP

PIN No.

42-pin SDIP

PIN No. DESCRIPTION

VDD, VSS 5, 6 5, 7 Power is supplied to the MCU using these two pins. VDD is power and

VSS is ground.

IRQ/

VPP

15 16

In the user mode this pin an external hardware interrupt IRQ. It is

software programmable to provide two choices of interrupt triggering

sensitivity. These options are:

1) negative edge-sensitive triggering only, or

2) both negative edge-sensitive and level sensitive triggering.

In the bootstrap mode on the MC68HC705BD3, this is the EPROM

programming voltage input pin.

RESET 44

The active low RESET input is not required for start-up, but can be

used to reset the MCU internal state and provide an orderly software

start-up procedure.

XTAL, EXTAL 7, 8 8, 9

These pins provide connections to the on-chip oscillator. The

oscillator can be driven by a AT-crystal circuit or a ceramic resonator

with a frequency of 4.2 MHz. EXTAL may also be driven by an

external oscillator if an external crystal/resonator circuit is not used.

See Figure 11-3 for values of crystal circuit external components.

PA0-PA7 23-16 24-17

These eight I/O lines comprise port A. The state of any pin is software

programmable. All port A lines are conﬁgured as input during power

on or external reset.

PB0-PB5 14-9 15-10

These six I/O lines comprise port B. The state of any pin is software

programmable. All port B lines are conﬁgured as input during power

on or external reset. PB2 to PB5 are +10V open-drain pins.

PC0/PWM8

PC5/PWM13

26-31 27-32

These six port C pins are +10V open-drain type. The state of any pin

is software programmable. All port C lines are conﬁgured as input

during power on or external reset.

These pins become PWM output channels 8 to 13 by setting the

appropriate bits in Conﬁguration register 1 ($0A).

TPG

MOTOROLA

2-2 MC68HC05BD3PIN DESCRIPTION AND I/O PORTS

2.2 Pin Assignments

PC6/PWM14/VTTL,

PC7/PWM15/HTTL 32, 33 33, 34

These two port C I/O lines are shared with the PWM and Sync Signal

Processor. Conﬁguration for use are set by the Conﬁguration

PD0/SDA,

PD1/SCL 24, 25 25, 26

These two port D I/O lines are shared with the M-Bus lines SDA and

SCL. When conﬁgured as M-Bus lines in Conﬁguration

PWM0 to PWM7 3-1, 38-34 3-1, 40-38, 36,

35 These eight pins are dedicated for the 8-bit PWM channel 0 to 7.

HSYNC, VSYNC 39, 40 41, 42

These two pins are for video sync signals input from the host

computer. The polarity of the input signals can either be positive or

negative. These two pins contain internal Schmitt triggers as part of

their inputs to improve noise immunity

Figure 2-1 Pin Assignment for 40-pin DIP Package

PIN NAME 40-pin DIP

PIN No.

42-pin SDIP

PIN No. DESCRIPTION

40 1

PWM2

PWM1

PWM0

RESET

VDD

VSS

XTAL

EXTAL

PB5

PB4

PB3

PB2

PB1

PB0

IRQ/

VPP

PA7

PA6

PA5

PA4

PA3

VSYNC

HSYNC

PWM3

PWM4

PWM5

PWM6

PWM7

PC7/PWM15/HTTL

PC6/PWM14/VTTL

PC5/PWM13

PC4/PWM12

PC3/PWM11

PC2/PWM10

PC1/PWM9

PC0/PWM8

PD1/SCL

PD0/SDA

PA0

PA1

PA2

TPG

MC68HC05BD3 MOTOROLA

2-3

PIN DESCRIPTION AND I/O PORTS

2.3 INPUT/OUTPUT PORTS

In the User Mode there are 24 bidirectional I/O lines arranged as 4 I/O ports (P ort A, B, C , and D).

The individual bits in these ports are programmable as either inputs or outputs under software

control by the data direction registers (DDRs). Also, if enab led by softw are , P ort C and D will hav e

additional functions as PWM outputs, M-Bus I/O and Sync Signal Processor outputs.

2.3.1 Port A

Por t A is an 8-bit bidirectional port which does not share any of its pins with other subsystems.

The Port A data register is at $00 and the data direction register (DDR) is at $04. Reset does not

aff ect the data register, yet clears the data direction register, thereb y returning the ports to inputs.

Writing a one to a DDR bit sets the corresponding port bit to output mode.

2.3.2 Port B

P ort B is a 6-bit bidirectional port which does not share any of its pins with other subsystems . PB2

to PB5 are +10V open-drain por t pins. The Por t B data register is at $01 and the data direction

port bit to output mode.

Figure 2-2 Pin Assignment for 42-pin SDIP Package

PWM2

PWM1

PWM0

RESET

VDD

VSS

XTAL

EXTAL

PB5

PB4

PB3

PB2

PB1

PB0

IRQ/

VPP

PA7

PA6

PA5

PA4

PA3

VSYNC

HSYNC

PWM3

PWM4

PWM5

PWM6

PWM7

PC7/PWM15/HTTL

PC6/PWM14/VTTL

PC5/PWM13

PC4/PWM12

PC3/PWM11

PC2/PWM10

PC1/PWM9

PC0/PWM8

PD1/SCL

PD0/SDA

PA0

PA1

PA2

TPG

MOTOROLA

2-4 MC68HC05BD3PIN DESCRIPTION AND I/O PORTS

22.3.3 Port C

Port C is an 8-bit bidirectional port which shares pins with PWM and SSP subsystem. See

Section 6 for a detailed description of PWM and Section 8 for a detailed description of SSP. These

pins are conﬁgured to PWM output when the corresponding bits in the Conﬁguration register 1 are

set, except PC6 and PC7. PC6 and PC7 are conﬁgured to SSP outputs when the corresponding

bits in the Conﬁguration register 2 are set. The Port C data register is at $02 and the data direction

port bit to output mode.

2.3.4 Port D

Por t D is a 2-bit bidirectional por t which shares pins with M-Bus subsystem. See Section 7 for a

detailed description of M-Bus. These pins are conﬁgured to the corresponding functions when the

corresponding bits in the Conﬁguration register 2 are set. The y are +5V open-drain I/O pins when

used as M-Bus I/O. The Port D data register is at $03 and the data direction register (DDR) is at

$07. Reset does not affect the data register , yet clears the data direction register, thereby returning

the ports to inputs. Writing a one to a DDR bit sets the corresponding port bit to output mode.

2.3.5 Input/Output Programming

Bidirectional port lines may be programmed as an input or an output under software control. The

direction of the pins is determined by the state of the corresponding bit in the por t data direction

its corresponding DDR bit is set. A pin is conﬁgured as an input if its corresponding DDR bit is

cleared.

During Reset, all DDRs are cleared, which conﬁgure all port pins as inputs. The data direction

registers are capable of being written to or read by the processor. During the programmed output

state, a read of the data register actually reads the value of the output data latch and not the I/O

pin.

Table 2-1 I/O Pin Functions

R/W DDR I/O Pin Function

0 0 The I/O pin is in input mode. Data is written into the output data latch.

0 1 Data is written into the output data latch and output to the I/O pin.

1 0 The state of the I/O pin is read.

1 1 The I/O pin is in an output mode. The output data latch is read.

TPG

MC68HC05BD3 MOTOROLA

2-5

PIN DESCRIPTION AND I/O PORTS

2.3.6 Port C and D Conﬁguration Registers

Port C and Port D are shared with PWM, M-Bus and SSP. The conﬁguration registers at $0A and

$0B are used to conﬁgure those I/O pins. They are default to zero after power-on reset. Setting

these bits will set the corresponding pins to the corresponding functions, except PC6 and PC7.

F or example, setting SCL and SD A bits of register $0B will conﬁgure P ort D pins 1 and 0 as M-Bus

pins, regardless of DDR1 and DDR0 settings.

PC7 and PC6 are shared with both PWM and SSP. When HTTL and VTTL in $000B are set, PC7

and PC6 are conﬁgured as HTTL and VTTL outputs respectively, regardless of the status of

PWM15 and PWM14 in $000A. That is, HTTL and VTTL settings override PWM15 and PWM14

settings.

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 State

on reset

Conﬁguration Register 1 $000A PWM15 PWM14 PWM13 PWM12 PWM11 PWM10 PWM9 PWM8 0000 0000

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 State

on reset

Conﬁguration Register 2 $000B HTTL VTTL SCL SDA 0000 0000

Table 2-2 Conﬁguration for PC6 and PC7

PWM15 HTTL Result of PC7 PWM14 VTTL Result of PC6

0 0 PC7 0 0 PC6

0 1 HTTL 0 1 VTTL

1 0 PWM15 1 0 PWM14

1 1 HTTL 1 1 VTTL

TPG

MOTOROLA

2-6 MC68HC05BD3PIN DESCRIPTION AND I/O PORTS

Figure 2-3 Parallel Port I/O Circuitry

INPUT

BIT

INPUT I/O

OUTPUT I/O PIN

DATA DIRECTION

LATCHED OUTPUT

DATA BIT

INTERNAL

MC68HC05

CONNECTIONS

DDR 7 DDR 6 DDR 5 DDR 4 DDR 3 DDR 2 DDR 1 DDR 0

234567

Px7 Px6 Px5 Px4 Px3 Px2 Px1 Px0

TYPICAL PORT

DATA DIRECTION REGISTER

TYPICAL PORT REGISTER

I/O PORT LINES

VDD

PAD

PORT DATA

PORT DDR

INTERNAL LOGIC

NOTE:

(1) IP = INPUT PROTECTION

(2) LATCH-UP PROTECTION NOT SHOWN

(a)

(b)

(c)

TPG

MC68HC05BD3 MOTOROLA

3-1

MEMORY AND REGISTERS

The MC68HC05BD3/MC68HC705BD3/MC68HC05BD5 has a 16K-byte memory map consisting

of registers, user ROM/

EPROM

, user RAM, self-check/

bootstrap

ROM, and I/O as shown in

Figure 3-1.

3.1 Registers

All the I/O , control and status registers of the MC68HC05BD3 are contained within the ﬁrst 48-byte

block of the memory map (address $0000 to $002F).

3.2 RAM (MC68HC05BD3)

The user RAM consists of 128 bytes of memory, from $0080 to $00FF. This is shared with a 64

byte stack area. The stack begins at $00FF and counts down to $00C0.

3.3 RAM (MC68HC705BD3/MC68HC05BD5)

The user RAM consists of 256 bytes of memory, from $0080 to $017F. This is shared with a 64

byte stack area. The stack begins at $00FF and counts down to $00C0.

Note:

Using the stack area for data storage or temporary work locations requires care to

pre v ent the data from being o v erwritten due to stac king from an interrupt or subroutine

call.

TPG

MOTOROLA

3-2 MC68HC05BD3MEMORY AND REGISTERS

3.4 ROM (MC68HC05BD3)

The user ROM consists of 3.75K-bytes of memory, from $3000 to $3EFF.

3.5 ROM (MC68HC05BD5)

The user ROM consists of 7.75K-bytes of memory, from $2000 to $3EFF.

3.6 EPROM (MC68HC705BD3)

The user EPROM consists of 7.75K-bytes of memory, from $2000 to $3EFF.

3.7 Bootstrap ROM

This is available on the MC68HC705BD3 device only. It stores the on-chip program for

programming the user EPROM.

TPG

MC68HC05BD3 MOTOROLA

3-3

MEMORY AND REGISTERS

Figure 3-1 Memory Map

Unused

Port A Data Register $00

$0000 I/O

48 Bytes

Self-Check

16 Bytes

User Vectors

16 Bytes

Vectors

Port B Data Register $01

Port C Data Register $02

Port D Data Register $03

Port A Data Direction Register $04

Port B Data Direction Register $05

Port C Data Direction Register $06

Port D Data Direction Register $07

MFT Control and Status Register $08

MFT Timer Counter Register $09

Conﬁguration Register 1 $0A

Conﬁguration Register 2 $0B

$0C

$0D

$0E

$0F

$10

$11

Unused $12

Unused $13

Unused $14

Unused $15

Unused $16

MBUS Address Register $17

MBUS Frequency Divider Register $18

MBUS Control Register $19

MBUS Status Register $1A

MBUS Data Register $1B

$1C

Programming Control Register

$1D

HSYNC Period Width Register $1E

Reserved $1F

SSP Control and Status Register

Vertical Frequency High Register

Vertical Frequency Low Register

Line Frequency High Register

Line Frequency Low Register

Sync Signal Control Register

Unused

User ROM

3840 Bytes

$002F

$0080

$0100

$2FFF

$3000

$3F00

$3FDF

$3FE0

$3FEF

$3FF0

$3FFF

$3EFF

MC68HC05BD3

Reserved$3FF0

Reserved$3FF2

MFT

$3FF4

MBUS

$3FF6

SSP

$3FF8

IRQ

$3FFA

SWI

$3FFC

RESET

$3FFE

$20

$21

PWM2 $22

PWM3 $23

PWM4 $24

PWM5 $25

PWM6 $26

PWM7 $27

PWM8 $28

PWM9 $29

PWM10 $2A

PWM11 $2B

PWM12 $2C

PWM13 $2D

PWM14 $2E

PWM15 $2F

PWM0

PWM1

$00FF

$00C0

$0030

$007F

Self-Check

224 Bytes

Program

$0000 I/O

48 Bytes

Self-Check

16 Bytes

User Vectors

16 Bytes

Vectors

Unused

User RAM

256 Bytes

Unused

User ROM

7936 Bytes

Stack

64 Bytes

$002F

$0080

$0180

$1FFF

$2000

$3F00

$3FDF

$3FE0

$3FEF

$3FF0

$3FFF

$3EFF

MC68HC05BD5

$00FF

$00C0

$0030

$007F

$017F

Unused

$0000 I/O

48 Bytes

Bootstrap

16 Bytes

User Vectors

16 Bytes

Vectors

Unused

User RAM

256 Bytes

Unused

User EPROM

7936 Bytes

Stack

64 Bytes

$002F

$0080

$0180

$1FFF

$2000

$3F00

$3FDF

$3FE0

$3FEF

$3FF0

$3FFF

$3EFF

MC68HC705BD3

$00FF

$00C0

$0030

$007F

$017F

Bootstrap ROM

480 Bytes

Unused

$1FE0

$1FDF

$1E00

$1DFF

Self-Check

224 Bytes

Program

User RAM

128 Bytes

Stack

64 Bytes

TPG

MOTOROLA

3-4 MC68HC05BD3MEMORY AND REGISTERS

Table 3-1 Register Outline

on reset

Port A data $0000 PA7 PA6 PA5 PA4 PA3 PA2 PA1 PA0 undeﬁned

Port B data $0001 PB5 PB4 PB3 PB2 PB1 PB0 undeﬁned

Port C data $0002 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 undeﬁned

Port D data $0003 PD1 PD0 undeﬁned

Port A data direction $0004 DDRA7 DDRA6 DDRA5 DDRA4 DDRA3 DDRA2 DDRA1 DDRA0 0000 0000

Port B data direction $0005 DDRB5 DDRB4 DDRB3 DDRB2 DDRB1 DDRB0 --00 0000

Port C data direction $0006 DDRC7 DDRC6 DDRC5 DDRC4 DDRC3 DDRC2 DDRC1 DDRC0 0000 0000

Port D data direction $0007 DDRD1 DDRD0 ---- --00

MFT control and status $0008 TOF RTIF TOFIE RTIE IRQN RT1 RT0 0000 0-11

MFT timer counter $0009 MFTCR7 MFTCR6 MFTCR5 MFTCR4 MFTCR3 MFTCR2 MFTCR1 MFTCR0 0000 0000

Conﬁguration 1 $000A PWM15 PWM14 PWM13 PWM12 PWM11 PWM10 PWM9 PWM8 0000 0000

Conﬁguration 2 $000B HTTL VTTL SCL SDA 00-- --00

SSP control and status $000C VPOL HPOL VDET HDET SOUT INSRTB FOUT VSIN 0000 0000

Vertical frequency high $000D 0 0 0 VF12 VF11 VF10 VF9 VF8 0000 0000

Vertical frequency low $000E VF7 VF6 VF5 VF4 VF3 VF2 VF1 VF0 0000 0000

Line frequency high $000F HOVER 0 0 0 LF11 LF10 LF9 LF8 0000 0000

Line frequency low $0010 LF7 LF6 LF5 LF4 LF3 LF2 LF1 LF0 0000 0000

Sync signal control $0011 VSIE 00000000000 0000

Unused $0012

Unused $0013

Unused $0014

Unused $0015

Unused $0016

MBUS address $0017 MAD7 MAD6 MAD5 MAD4 MAD3 MAD2 MAD1 0000 000-

MBUS frequency divider $0018 FD4 FD3 FD2 FD1 FD0 ---0 0000

MBUS control $0019 MEN MIEN MSTA MTX TXAK 0000 0---

MBUS status $001A MCF MASS MBB MAL SRW MIF RXAK 1000 -001

MBUS data $001B MD7 MD6 MD5 MD4 MD3 MD2 MD1 MD0 undeﬁned

Unused $001C

Programming Control $001D ELAT PGM ---- --00

HSYNC period width $001E HPWR7 HPWR6 HPWR5 HPWR4 HPWR3 HPWR2 HPWR1 HPWR0 0000 0000

Reserved $001F

TPG

MC68HC05BD3 MOTOROLA

3-5

MEMORY AND REGISTERS

0PWM $0020 0PWM4 0PWM3 0PWM2 0PWM1 0PWM0 0BRM2 0BRM1 0BRM0 0000 0000

1PWM $0021 1PWM4 1PWM3 1PWM2 1PWM1 1PWM0 1BRM2 1BRM1 1BRM0 0000 0000

2PWM $0022 2PWM4 2PWM3 2PWM2 2PWM1 2PWM0 2BRM2 2BRM1 2BRM0 0000 0000

3PWM $0023 3PWM4 3PWM3 3PWM2 3PWM1 3PWM0 3BRM2 3BRM1 3BRM0 0000 0000

4PWM $0024 4PWM4 4PWM3 4PWM2 4PWM1 4PWM0 4BRM2 4BRM1 4BRM0 0000 0000

5PWM $0025 5PWM4 5PWM3 5PWM2 5PWM1 5PWM0 5BRM2 5BRM1 5BRM0 0000 0000

6PWM $0026 6PWM4 6PWM3 6PWM2 6PWM1 6PWM0 6BRM2 6BRM1 6BRM0 0000 0000

7PWM $0027 7PWM4 7PWM3 7PWM2 7PWM1 7PWM0 7BRM2 7BRM1 7BRM0 0000 0000

8PWM $0028 8PWM4 8PWM3 8PWM2 8PWM1 8PWM0 8BRM2 8BRM1 8BRM0 0000 0000

9PWM $0029 9PWM4 9PWM3 9PWM2 9PWM1 9PWM0 9BRM2 9BRM1 9BRM0 0000 0000

10PWM $002A 10PWM4 10PWM3 10PWM2 10PWM1 10PWM0 10BRM2 10BRM1 10BRM0 0000 0000

11PWM $002B 11PWM4 11PWM3 11PWM2 11PWM1 11PWM0 11BRM2 11BRM1 11BRM0 0000 0000

12PWM $002C 12PWM4 12PWM3 12PWM2 12PWM1 12PWM0 12BRM2 12BRM1 12BRM0 0000 0000

13PWM $002D 13PWM4 13PWM3 13PWM2 13PWM1 13PWM0 13BRM2 13BRM1 13BRM0 0000 0000

14PWM $002E 14PWM4 14PWM3 14PWM2 14PWM1 14PWM0 14BRM2 14BRM1 14BRM0 0000 0000

15PWM $002F 15PWM4 15PWM3 15PWM2 15PWM1 15PWM0 15BRM2 15BRM1 15BRM0 0000 0000

Table 3-1 Register Outline

on reset

TPG

MOTOROLA

3-6 MC68HC05BD3MEMORY AND REGISTERS

THIS PAGE LEFT BLANK INTENTIONALLY

TPG

MC68HC05BD3 MOTOROLA

4-1

RESETS AND INTERRUPTS

4.1 RESETS

The MC68HC05BD3 can be reset in f our w a ys: b y the initial po w er-on reset function, b y an activ e

low input to the RESET pin, by an opcode fetch from an illegal address, and by a COP watchdog

timer reset. Any of these resets will cause the program to go to its starting address, speciﬁed by

the contents of memory locations $3FFE and $3FFF, and cause the interrupt mask of the

Condition Code register to be set.

4.1.1 Power-On Reset (POR)

The power-on reset occurs when a positive transition is detected on the supply voltage, VDD. The

power-on reset is used strictly f or power-up conditions, and should not be used to detect any drops

in the power supply voltage. There is no provision for a power-down reset. The power-on circuitry

provides for a 4064 tcyc delay from the time that the oscillator becomes active. If the external

RESET pin is low at the end of the 4064 tcyc time out, the processor remains in the reset condition

until RESET goes high. The user must ensure that VDD has risen to a point where the MCU can

operate properly prior to the time the 4064 POR cycles have elapsed. If there is doubt, the e xternal

RESET pin should remain low until such time that VDD has risen to the minimum oper ating voltage

speciﬁed.

4.1.2 RESET Pin

The RESET input pin is used to reset the MCU to provide an orderly software start-up procedure.

When using the external reset, the RESET pin must stay low for a minimum of 1.5tcyc. The

RESET pin contains an internal Schmitt Trigger as part of its input to improve noise immunity.

TPG

MOTOROLA

4-2 MC68HC05BD3RESETS AND INTERRUPTS

4.1.3 Illegal Address (ILADR) Reset

The MCU monitors all opcode fetches. If an illegal address space is accessed during an opcode

fetch, an internal reset is generated. Illegal address spaces consist of all unused locations within

the memory map and the I/O registers (see Figure 3-1). Because the internal reset signal is used,

the MCU comes out of an ILADR reset in the same operating mode it was in when the opcode w as

fetched.

4.1.4 Computer Operating Properly (COP) Reset

The MCU contains a watchdog timer that automatically times out if not reset (cleared) within a

speciﬁc amount of time by a program reset sequence.

Figure 4-1 Power-On Reset and RESET Timing

VDD

XTAL PIN1

INTERNAL

CLOCK2

INTERNAL

ADDRESS

BUS2

INTERNAL

DATA

BUS2

RESET

3FFE 3FFF NEW PC 3FFE 3FFE 3FFF

tVDDR

VDD THRESHOLD (TYPICALLY 1-2V)

4064 tcyc

toxov

tcyc

NEW

PCH

NEW

PCL OP

CODE

tRL=1.5tCYC

PCH PCL OP

CODE

NEW PC

NOTES:

1. XTAL is not meant to represent frequency. It is only used to represent time.

2. Internal clock, internal address bus, and internal data bus signals are not available externally.

3. Next rising edge of internal clock after rising edge of RESET initiates reset sequence.

TPG

MC68HC05BD3 MOTOROLA

4-3

RESETS AND INTERRUPTS

Note:

COP time-out is prevented by periodically writing a “0” to bit 0 of address $3FF0.

If the watchdog timer is allowed to time-out, an internal reset is generated to reset the MCU.

Because the internal reset signal is used, the MCU comes out of a COP reset in the same

operating mode it was in when the COP time-out was generated.

The COP reset function is always enabled.

See Section 5.3 for more information on the COP watchdog timer.

4.2 INTERRUPTS

The MCU can be interrupted by different sources – four maskable hardware interrupt and one

non-maskable software interrupt:

• External signal on the IRQ pin

• Multi-Function Timer (MFT)

• M-Bus Interface (MBUS)

• Sync Signal Processor (SSP)

• Software Interrupt Instruction (SWI)

If the interrupt mask bit (I-bit) of the CCR is set, all maskable interrupts (internal and external) are

disabled. Clearing the I-bit enables interrupts.

Interrupts cause the processor to save the register contents on the stack and to set the interrupt

mask (I-bit) to pre v ent additional interrupts. The R TI instruction causes the register contents to be

recovered from the stack and normal processing to resume.

Unlike reset, hardware interr upts do not cause the current instr uction execution to be halted, but

are considered pending until the current instruction is complete. The current instruction is the one

already fetched and being operated on. When the current instr uction is complete, the processor

checks all pending hardware interrupts. If interrupts are not masked (CCR I-bit clear) the

processor proceeds with interrupt processing; otherwise, the next instruction is fetched and

executed.

Table 4-1 shows the relative priority of all the possible interrupt sources.

4.2.1 Non-maskable Software Interrupt (SWI)

The software interrupt (SWI) is an executable instruction and a non-maskable interrupt: it is

execute regardless of the state of the I-bit in the CCR. If the I-bit is zero (interr upt enabled), SWI

is executed after interrupts that were pending when the SWI was fetched, but before interrupts

generated after the SWI was fetched. The SWI interrupt ser vice routine address is speciﬁed by

the contents of memory locations $3FFC and $3FFD.

TPG

MOTOROLA

4-4 MC68HC05BD3RESETS AND INTERRUPTS

Figure 4-2 Interrupt Stacking Order

Table 4-1 Reset/Interrupt V ector Addresses

– – Reset RESET $3FFE-$3FFF

– – Software SWI $3FFC-$3FFD

– – External Interrupt IRQ $3FFA-$3FFB

SSCR – VSYNC SSP $3FF8-$3FF9

MSR MIF M-Bus MBUS $3FF6-$3FF7

MFTCSR TOF Timer Overﬂow MFT $3FF4-$3FF5

RTIF Real Time Interrupt

– – – – $3FF2-$3FF3

– – – – $3FF0-$3FF1

CONDITION CODE REGISTER

ACCUMULATOR

INDEX REGISTER

PROGRAM COUNTER (HIGH BYTE)

PROGRAM COUNTER (LOW BYTE)

•

$00C0 (BOTTOM OF STACK)

$00C1

$00C2

$00FD

$00FE

$00FF (TOP OF STACK)

UNSTACKING

STACKING

ORDER

highest

lowest

TPG

MC68HC05BD3 MOTOROLA

4-5

RESETS AND INTERRUPTS

4.2.2 Maskable Hardware Interrupts

If the interrupt mask bit (I-bit) of the CCR is set, all maskable interrupts (internal and external) are

masked. Clearing the I-bit allows interrupt processing to occur.

Note:

The internal interrupt latch is cleared in the ﬁrst part of the interrupt service routine;

therefore, one external interrupt pulse could be latched and ser viced as soon as the

I-bit is cleared.

4.2.2.1 External Interrupt (IRQ)

The external interr upt IRQ can be software conﬁgured for “negative-edge” or “negative-edge and

level” sensitive triggering by the IRQN bit in the Multi-Function TImer Control and Status

IRQN

1 (set) – Negative edge triggering for IRQ only

0 (clear) – Level and negative edge triggering for IRQ

When the signal of the external interrupt pin, IRQ, satisﬁes the condition selected, an external

interrupt occurs. The actual processor interrupt is generated only if the interrupt mask bit of the

condition code register is also cleared. When the interrupt is recognized, the current state of the

processor is pushed onto the stack and the interrupt mask bit in the condition code register is set.

This masks further interrupts until the present one is serviced. The service routine address is

speciﬁed by the contents $3FFA & $3FFB.

The interrupt logic recognizes negative edge transitions and pulses (special case of negative

edges) on the external interrupt line. Figure 4-3 shows both a block diagram and timing for the

interrupt line (IRQ) to the processor. The ﬁrst method is used if pulses on the interrupt line are

spaced f ar enough apart to be serviced. The minimum time between pulses is equal to the number

of cycles required to e xecute the interrupt service routine plus 21 cycles. Once a pulse occurs, the

next pulse should not occur until the MCU software has exited the routine (an RTI occurs). The

second conﬁguration shows several interrupt lines wired-OR to perform the interrupt at the

processor. Thus, if the interrupt lines remain low after servicing one interrupt, the ne xt interrupt is

recognized.

Note:

The internal interr upt latch is cleared in the ﬁrst par t of the service routine; therefore,

one (and only one) exter nal interrupt pulse could be latched dur ing tILIL and serviced

as soon as the I bit is cleared.

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 State

on reset

MFT Control and Status $0008 TOF RTIF TOFIE RTIE IRQN RT1 RT0 0000 0-11

TPG

MOTOROLA

4-6 MC68HC05BD3RESETS AND INTERRUPTS

Figure 4-3 External Interrupt Circuit and Timing

&External

Request

Interrupt

Power-On Reset

External Reset

External Interrupt

being serviced

VDD

IRQ pin

I BIT (CCR)

IRQ

tILIH

tILIL

EDGE SENSITIVE TRIGGER

CONDITION

The minimum pulse width tILIH is one

internal bus period. The period tILIL

should not be less than the number of

tCYC cycles it takes to execute the

interrupt service routine plus 21 tcyc

cycles.

tILIL

Wired ORed

Interrupt signals

IRQ

If after servicing an interrupt the IRQ

pin remains low, then the next interrupt

is recognized. Normally used with wired

OR connection.

Normally used with pull-up resistors for

wired-OR connection.

(b) Interrupt Mode Diagram

(a) Interrupt Function Diagram

LEVEL SENSITIVE TRIGGER

CONDITION

IRQN bit

(read of vectors)

TPG

MC68HC05BD3 MOTOROLA

4-7

RESETS AND INTERRUPTS

4.2.2.2 Sync Signal Processor Interrupt

The VSYNC interrupt is generated b y the Sync Signal Processor (SSP) after a v ertical sync pulse

is detected as described in Section 8. The interr upt enable bit, VSIE, for the VSYNC interrupt is

located at bit 7 of Sync Signal Control register (SSCR) at $0011. The I-bit in the CCR must be

cleared in order for the VSYNC interrupt to be enabled. This interr upt will vector to the interrupt

service routine located at the address speciﬁed by the contents of $3FF8 and $3FF9. The VSYNC

interrupt latch will be cleared automatically by fetching of these vectors.

Refer to Section 8 for detailed description of Sync Signal Processor.

4.2.2.3 M-Bus Interrupts

M-Bus interrupt is enabled when the M-Bus Interrupt Enable bit (MIEN) of M-Bus Control register

is set, provided the interrupt mask bit of the Condition Code register is cleared. The interrupt

service routine address is speciﬁed by the contents of memory location $3FF6 and $3FF7.

MIF - M-Bus Interrupt

1 (set) – An M-Bus interrupt has occurred.

0 (clear) – An M-Bus interrupt has not occurred.

When this bit is set, an interrupt is generated to the CPU if MIEN is set. This bit is set when one

of the following events occurs:

1) Completion of one byte of data transf er . It is set at the f alling edge of the 9th

clock - MCF set.

2) A match of the calling address with its own speciﬁc address in slav e mode -

MAAS set.

3) A loss of bus arbitration - MAL set.

This bit must be cleared by software in the interrupt routine.

MCF - Data Transfer Complete

1 (set) – A byte transfer has been completed.

0 (clear) – A byte is being transfer.

MAAS - Addressed as Slave

1 (set) – Currently addressed as a slave.

0 (clear) – Not currently addressed.

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 State

on reset

M-Bus Status Register $001A MCF MAAS MBB MAL SRW MIF RXAK 1000 0001

TPG

MOTOROLA

4-8 MC68HC05BD3RESETS AND INTERRUPTS

Then CPU needs to check the SRW bit and set its MTX bit accordingly. Writing to the M-Bus

Control register clears this bit.

MAL - Arbitration Lost

1 (set) – Lost arbitration in master mode.

0 (clear) – No arbitration lost.

Refer to Section 7 for detailed description of M-Bus Interface.

4.2.2.4 Multi-Function Timer Interrupts

There are two interrupt sources, TOF and RTIF bits of Multi-Function Timer Control and Status

$3FF4 and $3FF5.

TOF - Timer Overﬂow

1 (set) – 8-bit ripple timer overﬂow has occurred.

0 (clear) – No 8-bit ripple timer overﬂow has occurred.

This bit is set when the 8-bit ripple counter overﬂows from $FF to $00; a timer overﬂow interr upt

will occur, if TOFIE is set. TOF is cleared by writing a “0” to the bit.

RTIF - Real Time Interrupt Flag

1 (set) – A real time interrupt has occurred.

0 (clear) – A real time interrupt has not occurred.

The clock frequency that drives the RTI circuit is E/16384, giving a maximum interrupt period of

8.19ms at a bus clock r ate of 2MHz. A CPU interrupt request will be generated if R TIE is set. R TIF

is cleared by writing a “0” to the bit.

Refer to Section 5 for detailed description of Multi-Function Timer.

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 State

on reset

MFT Control and Status Register $0008 TOF RTIF TOFIE RTIE IRQN RT1 RT0 0000 0011

TPG

MC68HC05BD3 MOTOROLA

5-1

MULTI-FUNCTION TIMER

The MFT provides miscellaneous functions to the MC68HC05BD3 MCU. It includes a timer

overﬂow function, real-time interrupt, and COP watchdog. The exter nal interr upt (IRQ) triggering

option is also set by this module’s MFT Control and Status Register.

The clock base for this module is derived from the bus clock divided by f our. For a 2MHz E (CPU)

clock, the clock base is 0.5MHz. This clock base is then divided by an 8-stage ripple counter to

generate the timer overﬂow. Timer overﬂow rate is thus E/1024. The output of this 8-stage r ipple

counter then drives a 4-stage divider to generate real time interrupt. Hence , the clock base f or real

time interrupt is E/16384. Real time interrupt rate is selected b y RT0 and R T1 bits of MFT Control

and Status register. The interrupt rates are E/16384, (E/16384)/2, (E/16384)/4, and (E/16384)/8.

The selected real time interrupt rate is then divided by 8 to generate COP reset.

5.1 MFT Counter Register

The MFT counter register (MFTCR) can be read at location $0009. It is cleared by reset.

5.2 MFT Control and Status Register

TOF - Timer Overﬂow

1 (set) – 8-bit ripple timer overﬂow has occurred.

0 (clear) – No 8-bit ripple timer overﬂow has occurred.

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 State

on reset

MFT Control and Status Register $1C TOF RTIF TOFIE RTIE IRQN RT1 RT0 0000 0011

TPG

MOTOROLA

5-2 MC68HC05BD3MULTI-FUNCTION TIMER

This bit is set when the 8-bit ripple counter overﬂows from $FF to $00; a timer overﬂow interr upt

will occur, if TOFIE (bit 5) is set. TOF is cleared by writing a “0” to the bit.

RTIF - Real Time Interrupt Flag

1 (set) – A real time interrupt has occurred.

0 (clear) – A real time interrupt has not occurred.

When RTIF is set, a CPU interr upt request is generated if RITE is set. The clock frequency that

drives the RTI circuit is E/16384 giving a maximum interrupt period of 8.19 ms at a bus rate of

2MHz. RTIF is cleared by writing a “0” to the bit.

TOFIE - Timer Overﬂow Interrupt Enable

1 (set) – TOF interrupt is enabled.

0 (clear) – TOF interrupt is disabled.

RTIE - Real Time Interrupt Enable

1 (set) – Real time interrupt is enabled.

0 (clear) – Real time interrupt is disabled.

IRQN - IRQ Pin Trigger Option

1 (set) – Negative edge triggering for IRQ only

0 (clear) – Level and negative edge triggering for IRQ

RT1, RT0 - Rate Select for COP watchdog and RTI

See Section 5.3 on watchdog reset.

5.3 COP Watchdog

The COP (Computer Operating Properly) watchdog timer function is implemented by using the

output of the Multi-Function Timer counter. The minimum COP reset rates are controlled by RT0

and RT1 of MFT Control and Status register. If the COP circuit times out, an internal reset is

generated and the reset vector is fetched (at $3FFE & $3FFF). Preventing a COP time-out is

achieved by writing a “0” to bit 0 of address $3FF0. The COP counter has to be cleared periodically

by software with a per iod less than COP reset rate. The COP watchdog timer is always enabled

and continues to count in Wait mode.

TPG

MC68HC05BD3 MOTOROLA

5-3

MULTI-FUNCTION TIMER

Table 5-1 COP Reset and RTI Rates

RT1 RT0 Minimum COP reset period RTI period

COP E clock = 2MHz RTI E clock = 2MHz

0 0 E/16384/7/1 57.344ms E/16384/1 8.192ms

0 1 E/16384/7/2 114.688ms E/16384/2 16.384ms

1 0 E/16384/7/4 229.376ms E/16384/4 32.768ms

1 1 E/16384/7/8 458.752ms E/16384/8 65.536ms

Note:

RT0 and RT1 should only be changed immediately after COP

watchdog timer has been reset.

TPG

MOTOROLA

5-4 MC68HC05BD3MULTI-FUNCTION TIMER

THIS PAGE LEFT BLANK INTENTIONALLY

TPG

MC68HC05BD3 MOTOROLA

6-1

PULSE WIDTH MODULATION

The MC68HC05BD3 has 16 PWM channels. Channel 0 to 7 are dedicated PWM channels.

Channel 8 to 15 are shared with port C I/O pins, and are selected by the respective bits in

Conﬁguration register 1. PWM channels 0 to 13 are +10V open-drain type; therefore a pull-up

resistor is required at each of the pins.

6.1 PWM Registers

Each PWM channel has an 8-bit register which contains a 5-bit PWM in the MSB por tion and a

3-bit binary rate multiplier (BRM) in the LSB portion. The PWM channel data registers are located

from $20 to $2F.

6.2 General Operation

The value prog rammed in the 5-bit PWM portion will determine the pulse length of the output. The

clock to the 5-bit PWM portion is the E clock and the repetition rate of the output is hence 62.5KHz

at 2MHz E clock.

The 3-bit BRM will generate a number of narrow pulses which are equally distr ibuted among an

8-PWM-cycle. The number of pulses generated is equal to the number programmed in the 3-bit

BRM portion. Example of the waveforms are shown in Figure 6-1.

Combining the 5-bit PWM together with the 3-bit BRM, the av erage duty cycle at the output will be

(M+N/8)/32, where M is the content of the 5-bit PWM portion, and N is the content of the 3-bit BRM

portion. Using this mechanism, a true 8-bit resolution PWM is achieved.

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 State

on reset

0PWM $0020 0PWM4 0PWM3 0PWM2 0PWM1 0PWM0 0BRM2 0BRM1 0BRM0 0000 0000

15PWM $002F 15PWM4 15PWM3 15PWM2 15PWM1 15PWM0 15BRM2 15BRM1 15BRM0 0000 0000

TPG

MOTOROLA

6-2 MC68HC05BD3PULSE WIDTH MODULATION

The value of each PWM Data Register is continuously compared with the content of an inter nal

counter to determine the state of each PWM channel output pin. Double buffering is not used in

this PWM design.

Figure 6-1 8-Bit PWM Output Waveforms

M=$00

32T=16µs

M=$01

M=$0F

M=$1F

T=1 CPU clock period (0.5µs if CPU clock=2MHz)

Pulse inserted at end of PWM cycle

N PWM cycles where pulses are inserted in a 8-cycle frame Number of inserted

pulses in a 8-cycle frame

xx1 4 1

x1x 2, 6 2

1xx 1, 3, 5, 7 4

31T

16T 16T

31T

M = value set in 5-bit PWM (bit3-bit7)

N = value set in 3-bit BRM (bit0-bit2)

depends on setting of N.

TPG

MC68HC05BD3 MOTOROLA

7-1

M-BUS SERIAL INTERFACE

M-Bus (Motorola Bus) is a two-wire, bidirectional serial b us which provides a simple , efﬁcient w a y

f or data exchange between devices. It is fully compatib le with the I2C bus standard. This two-wire

bus minimizes the interconnection between devices and eliminates the need for address

decoders; resulting in less PCB traces and economic hardware structure. This bus is suitable for

applications requiring communications in a short distance among a number of devices. The

maximum data rate is 100Kbit/s. The maxim um communication length and number of de vices that

can be connected are limited by a maximum bus capacitance of 400pF.

The M-Bus system is a true multi-master bus, including arbitration to prevent data collision if two

or more masters intend to control the bus simultaneously. It may be used for rapid testing and

alignment of end products via external connections to an assembly-line computer.

7.1 M-Bus Interface Features

• Compatible with I2C bus standard

• Multi-master operation

• 32 software programmable serial clock frequencies

• Software selectable acknowledge bit

• Interrupt driven byte-by-byte data transfer

• Arbitration lost driven interrupt with automatic mode switching from master to slave

• Calling address identiﬁcation interrupt

• Generate/detect the start, stop and acknowledge signals

• Repeated START signal generation

• Bus busy detection

TPG

MOTOROLA

7-2 MC68HC05BD3M-BUS SERIAL INTERFACE

7.2 M-Bus Protocol

Normally, a standard communication is composed of four parts,

1) START signal,

2) slave address transmission,

3) data transfer, and

4) STOP signal.

They are described brieﬂy in the following sections and illustrated in Figure 7-2.

Figure 7-1 M-Bus Interface Block Diagram

Internal bus

Frequency

divider

Address

comparator

Address

MEN MIEN MSTA MTX TXAK MCF MAAS MBB MAL SRW MIF RXAK

TX shift

control

M-Bus

interrupt

SCL

control

SDA

control

M-Bus clock

generator

sync logic

START, STOP

detector and

arbitration

START, STOP

generator and

timing sync

SCL

SDA

Control register Status register

Interrupt

TPG

MC68HC05BD3 MOTOROLA

7-3

M-BUS SERIAL INTERFACE

7.2.1 START Signal

When the bus is free, i.e., no master device is occupying the bus (both SCL and SDA lines are at

logic high), a master may initiate communication by sending a START signal. As shown in

Figure 7-2, a START signal is deﬁned as a high to low transition of SDA while SCL is high. This

signal denotes the beginning of a new data tr ansf er (each data transf er ma y contain se v eral b ytes

of data) and wakes up all slaves.

7.2.2 Slave Address Transmission

The ﬁrst byte of data transfer immediately following the START signal is the slave address

transmitted b y the master . This is a se v en bits long calling address f ollowed b y a R/W bit. The R/W

bit dictates the slave of the desired direction of data transfer.

Only the slave with matched address will respond by sending bac k an acknowledge bit b y pulling

the SDA low at the 9th clock; see Figure 7-2.

Figure 7-2 M-Bus Transmission Signal Diagram

101 00011 1 01 00011

SCL

SDA

SCL

SDA

MSB LSB MSB LSB

Acknowledge bit No acknowledge

START signal STOP signal

repeated START signal

START signal STOP signal

Acknowledge bit No acknowledge

TPG

MOTOROLA

7-4 MC68HC05BD3M-BUS SERIAL INTERFACE

7.2.3 Data T ransfer

Once a successful slave addressing is achieved, the data transfer can proceed byte by byte in a

direction speciﬁed by the R/W bit sent by the calling master.

Each data byte is 8 bits long. Data can be changed only when SCL is low and must be held stable

when SCL is high as shown in Figure 7-2. One clock pulse is for one bit of data transfer, MSB is

transferred ﬁrst. Each data byte has to be followed by an acknowledge bit. Hence, one complete

data byte transfer requires 9 clock pulses.

If the slave receiver does not acknowledge the master, the SDA line should be left high by the

slave, the master can then generate a STOP signal to abor t the data transfer or a START signal

(repeated START) to commence a new calling.

If the master receiver does not acknowledge the slave transmitter after one byte transmission, it

means an “end of data” to the slave. The slave shall release the SDA line for the master to

generate STOP or START signal.

7.2.4 Repeated START Signal

As shown in Figure 7-2, a repeated START signal is to generate a START signal without ﬁrst

generating a STOP signal to terminate the communication. This is used by the master to

communicate with another slave or with the same slave in a different mode (transmit/receive

mode) without releasing the bus.

7.2.5 STOP Signal

The master can terminate the communication by generating a STOP signal to free the bus.

However, the master may generate a START signal followed by a calling command without

generating a STOP signal ﬁrst. This is called repeat START. A STOP signal is deﬁned as a low to

high transition of SDA while SCL is at a logical high; see Figure 7-2.

7.2.6 Arbitration Procedure

This interface circuit is a true multi-master system which allows more than one master to be

connected. If two or more masters try to control the bus at the same time, a cloc k synchronization

procedure determines the bus clock. The cloc k lo w period is equal to the longest cloc k lo w period

among the masters; and the clock high period is the shortest among the masters. A data

arbitration procedure determines the priority. A master will lose arbitr ation if it transmits a logic “1”

while the others transmit logic “0”, the losing master will immediately switch over to slave receive

mode and stops its data and clock outputs. The transition from master to slave mode will not

generate a STOP condition. Meanwhile, a software bit will be set by hardware to indicate loss of

arbitration.

TPG

MC68HC05BD3 MOTOROLA

7-5

M-BUS SERIAL INTERFACE

7.2.7 Clock Synchronization

Since wire-AND logic is perf ormed on the SCL line, a high to lo w transition on SCL line will affect

the de vices connected to the b us . The devices start counting their low period and once a device's

clock has gone lo w, it will hold the SCL line low until the clock high state is reached. Ho wever, the

change of low to high in this device clock may not change the state of the SCL line, if another

device clock is still in its low period. Therefore synchronized clock SCL will be held low by the

de vice which releases SCL to a logic high in the last place. De vices with shorter low periods enter

a high wait state during this time (see Figure 7-3). When all devices concer ned have counted off

their low period, the synchronized cloc k SCL line will be released and go high. All of them will start

counting their high periods. The ﬁrst de vice to complete its high period will again pull the SCL line

low.

7.2.8 Handshaking

The clock synchronization mechanism can be used as a handshak e in data transfer. Slav e device

may hold the SCL low after completion of one byte transfer (9 bits). In such case, it will halt the

bus clock and force the master clock in a wait state until the slave releases the SCL line.

7.3 M-Bus Registers

There are ﬁve registers used in the M-Bus interface, these are discussed in the following

paragraphs.

Figure 7-3 Clock Synchronization

SCL1

SCL2

SCL

Internal counter reset

WAIT Start counting high period

TPG

MOTOROLA

7-6 MC68HC05BD3M-BUS SERIAL INTERFACE

7.3.1 M-Bus Address Register (MADR)

MAD1-MAD7 are the slave address bits of the M-Bus module.

7.3.2 M-Bus Frequency Register (MFDR)

FD0-FD4 are used f or clock rate selection. The serial bit clock frequency is equal to the CPU cloc k

divided by the divider shown in Table 7-1.

For a 4MHz exter nal crystal operation (2 MHz internal operating frequency), the serial bit clock

frequency of M-Bus ranges from 460Hz to 90,909Hz.

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 State

on reset

$0017 MAD7 MAD6 MAD5 MAD4 MAD3 MAD2 MAD1 0000 0000

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 State

on reset

$0018 FD4 FD3 FD2 FD1 FD0 0000 0000

Table 7-1 M-Bus Prescaler

FD4 FD3 FD2 FD1 FD0 DIVIDER FD4 FD3 FD2 FD1 FD0 DIVIDER

0000022 10000352

0000124 10001384

0001028 10010448

0001134 10011544

0010044 10100704

0010148 10101768

0011056 10110896

0011168 101111088

0100088 110001408

0100196 110011536

0 1 0 1 0 112 1 1 0 1 0 1792

0 1 0 1 1 136 1 1 0 1 1 2176

0 1 1 0 0 176 1 1 1 0 0 2816

0 1 1 0 1 192 1 1 1 0 1 3072

0 1 1 1 0 224 1 1 1 1 0 3584

0 1 1 1 1 272 1 1 1 1 1 4352

TPG

MC68HC05BD3 MOTOROLA

7-7

M-BUS SERIAL INTERFACE

7.3.3 M-Bus Control Register (MCR)

MEN - M-Bus Enable

1 (set) – M-Bus interface system enabled.

0 (clear) – M-Bus interface system disabled.

MIEN - M-Bus Interrupt Enable

1 (set) – M-Bus interrupt enabled.

0 (clear) – M-Bus interrupt disabled.

This bit enables the MIF (in MSR) for M-Bus interrupts.

MSTA - Master/Slave Select

1 (set) – M-Bus is set for master mode operation.

0 (clear) – M-Bus is set for slave mode operation.

Upon reset, this bit is cleared. When this bit is changed from 0 to 1, a START signal is generated

on the bus , and the master mode is selected. When this bit is changed from 1 to 0, a ST OP signal

is generated and the operation mode changes from master to slave. In master mode, a bit clear

immediately f ollowed b y a bit set of this bit generates a repeated START signal without generating

a STOP signal.

MTX - Transmit/Receive Mode Select

1 (set) – M-Bus is set for transmit mode.

0 (clear) – M-Bus is set for receive mode.

TXAK - Acknowledge Enable

1 (set) – Do not send acknowledge signal.

0 (clear) – Send acknowledge signal at 9th clock bit.

If cleared, an ackno wledge signal will be sent out to the bus at the 9th cloc k bit after receiving one

byte of data. If set, no acknowledge signal response. This is an active low control bit.

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 State

on reset

$0019 MEN MIEN MSTA MTX TXAK 0000 0000

TPG

MOTOROLA

7-8 MC68HC05BD3M-BUS SERIAL INTERFACE

7.3.4 M-Bus Status Register (MSR)

The MIF and MAL bits are software clearable; while the other bits are read only.

MCF - Data Transfer Complete

1 (set) – A byte transfer has been completed.

0 (clear) – A byte is being transfer.

When MCF is set, the MIF (M-Bus interrupt) bit is also set. An M-Bus interrupt is generated if the

MIEN bit is set.

MAAS - Addressed as Slave

1 (set) – Currently addressed as a slave.

0 (clear) – Not currently addressed.

This MAAS bit is set when its own speciﬁc address (M-Bus Address register) matches the calling

address. When MAAS is set, the MIF (M-Bus interrupt) bit is also set. An interrupt is generated if

the MIEN bit is set. Then CPU needs to chec k the SR W bit and set its MTX bit accordingly. Writing

to the M-Bus Control register clears this bit.

MBB - Bus Busy

1 (set) – M-Bus busy.

0 (clear) – M-Bus idle.

This bit indicates the status of the bus. When a START signal is detected, MBB is set. When a

STOP signal is detected, it is cleared.

MAL - Arbitration Lost

1 (set) – Lost arbitration in master mode.

0 (clear) – No arbitration lost.

This arbitration lost ﬂag is set when the M-Bus master loses arbitration during a master

transmission mode. When MAL is set, the MIF (M-Bus interrupt) bit is also set. This bit must be

cleared by software.

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 State

on reset

$001A MCF MAAS MBB MAL SRW MIF RXAK 1000 0001

TPG

MC68HC05BD3 MOTOROLA

7-9

M-BUS SERIAL INTERFACE

SRW - Slave R/W Select

1 (set) – Read from slave, from calling master

0 (clear) – Write to slave from calling master.

When MAAS is set, the R/W command bit of the calling address sent from the master is latched

into this SRW bit. By checking this bit, the CPU can then select slave transmit/receive mode by

conﬁguring MTX bit of the M-Bus Control register.

MIF - M-Bus Interrupt

1 (set) – An M-Bus interrupt has occurred.

0 (clear) – An M-Bus interrupt has not occurred.

When this bit is set, an interrupt is generated to the CPU if MIEN is set. This bit is set when one

of the following events occurs:

1) Completion of one byte of data transf er . It is set at the f alling edge of the 9th

clock - MCF set.

2) A match of the calling address with its own speciﬁc address in slav e mode -

MAAS set.

3) A loss of bus arbitration - MAL set.

This bit must be cleared by software in the interrupt routine.

RXAK - Receive Acknowledge

1 (set) – No acknowledgment signal detected.

0 (clear) – Acknowledgment signal detected after 8 bits data transmitted.

If cleared, it indicates an ackno wledge signal has been received after the completion of 8 bits data

transmission on the b us. If set, no acknowledge signal has been detected at the 9th clock. This is

an active low status ﬂag.

7.3.5 M-Bus Data I/O Register (MDR)

In master transmit mode, data written into this register is sent to the bus automatically, with the

most signiﬁcant bit out ﬁrst. In master receive mode, reading of this register initiates receiving of

the next byte data. In slave mode, the same function applies after it has been addressed.

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 State

on reset

$001B MD7 MD6 MD5 MD4 MD3 MD2 MD1 MD0 uuuu uuuu

TPG

MOTOROLA

7-10 MC68HC05BD3M-BUS SERIAL INTERFACE

Figure 7-4 Flowchart of M-Bus Interrupt Routine

Clear MIF

Master Mode?

TX/RX? Arbitration

Last byte

transmitted? Last byte to

be read?

MAAS=1?

Clear MAL

Lost?

MAAS=1?

SRW=1?

Set TX mode

Write to MDR

RTI

Set RX mode

Dummy read MDR

TX/RX?

Generate

STOP

signal

ACK from

receiver?

Last 2nd

byte to read?

RXAK=0?

Write to MDR

Generate

STOP

signal

TXAK=1

Write to MDRRead from MDR

RXTX N

TPG

MC68HC05BD3 MOTOROLA

7-11

M-BUS SERIAL INTERFACE

7.4 Programming Considerations

7.4.1 Initialization

Reset will put the M-Bus Control register to its default status. Before the interface can be used to

transfer serial data, the following initialization procedure must be carried out.

1) Update Frequency Divider Register (MFDR) to select an SCL frequency.

2) Update M-Bus Address Register (MADR) to deﬁne its own slave address.

3) Set MEN bit of M-Bus Control Register (MCR) to enable the M-Bus interface

system.

4) Modify the bits of M-Bus Control Register (MCR) to select Master/Slave

mode, Transmit/Receive mode, interrupt enable or not.

7.4.2 Generation of a START Signal and

the First Byte of Data Transfer

After completion of the initialization procedure, serial data can be transmitted by selecting the

master transmit mode. If the device is connected to a multi-master bus system, the state of the

M-Bus busy bit (MBB) m ust be tested to check if the serial bus is free. If the bus is free (MBB=0),

the START condition and the ﬁrst byte (the slave address) can be sent. An e xample program which

generates the START signal and transmits the ﬁrst data byte (slave address) is shown below:

SEI ; DISABLE INTERRUPT

CHFLAG BRSET 5,MSR,CHFLAG ; CHECK THE MBB BIT OF THE

; STATUS REGISTER. IF IT IS

; SET, WAIT UNTIL IT IS CLEAR

TXSTART BSET 4,MCR ; SET TRANSMIT MODE

BSET 5,MCR ; SET MASTER MODE

; i.e. GENERATE START CONDITION

LDA #CALLING ; GET THE CALLING ADDRESS

STA MDR ; TRANSMIT THE CALLING

; ADDRESS

CLI ; ENABLE INTERRUPT

7.4.3 Software Responses after Transmission or

Reception of a Byte

Upon the completion of the transmission or reception of a data byte, the data transferring bit (MCF)

will be set, indicating one byte communication has been ﬁnished. The M-Bus interr upt bit (MIF)

will also be set to generate an M-Bus interrupt if the interrupt is enabled. Software must clear the

TPG

MOTOROLA

7-12 MC68HC05BD3M-BUS SERIAL INTERFACE

MIF bit in the interrupt routine ﬁrst. The MCF bit can be cleared by reading the M-Bus Data I/O

M-Bus I/O in the main program by monitoring the MIF bit if the interrupt is disabled. The following

is an example of a software response by a master in transmit mode in the interrupt routine (see

Figure 7-4).

ISR BCLR 1,MSR ; CLEAR THE MIF FLAG

BRCLR 5,MCR,SLAVE ; CHECK THE MSTA FLAG,

; BRANCH IF SLAVE MODE

BRCLR 4,MCR,RECEIVE ; CHECK THE MODE FLAG,

; BRANCH IF IN RECEIVE MODE

BRSET 0,MSR,END ; CHECK ACK FROM RECEIVER

; IF NO ACK, END OF

; TRANSMISSION

TRANSMIT LDA DATABUF ; GET THE NEXT BYTE OF DATA

STA MDR ; TRANSMIT THE DATA

7.4.4 Generation of the STOP Signal

A data transfer ends with a STOP signal generated by the master device. A master in transmit

mode can simply generate a STOP signal after all the data have been transmitted. The following

is an example showing how a STOP condition is generated by a master in transmit mode.

MASTX BRSET 0,MSR,END ; IF NO ACK, BRANCH TO END

LDA TXCNT ; GET VALUE FROM THE

; TRANSMITTING COUNTER

BEQ END ; IF NO MORE DATA, BRANCH TO

; END

LDA DATABUF ; GET NEXT BYTE OF DATA

STA MDR ; TRANSMIT THE DATA

DEC TXCNT ; DECREASE THE TXCNT

BRA EMASTX ; EXIT

END BCLR 5,MCR ; GENERATE A STOP CONDITION

EMASTX RTI ; RETURN FROM INTERRUPT

If a master receiver wants to terminate a data transfer, it must inform the slave transmitter by not

ackno wledging the last b yte of data. This can be achie ved by setting the transmit ac kno wledge bit

(TXAK) before reading the 2nd last byte of data. Before reading the last byte of data, a STOP

signal must be generated ﬁrst. The following is an example showing how a STOP signal is

generated by a master in receive mode.

MASR DEC RXCNT

BEQ ENMASR ; LAST BYTE TO BE READ

LDA RXCNT

DECA ; CHECK LAST 2ND BYTE TO BE READ

BNE NXMAR ; NOT LAST ONE OR LAST SECOND

TPG

MC68HC05BD3 MOTOROLA

7-13

M-BUS SERIAL INTERFACE

LAMAR BSET 3,MCR ; LAST SECOND, DISABLE ACK

; TRANSMITTING

BRA NXMAR

ENMASR BCLR 5,MCR ; LAST ONE, GENERATE 'STOP'

; SIGNAL

NXMAR LDA MDR ; READ DATA AND STORE

STA RXBUF

RTI

7.4.5 Generation of a Repeated START Signal

At the end of data transfer, if the master still wants to communicate on the bus, it can generate

another START signal followed by another slave address without ﬁrst generating a STOP signal.

A program example is as shown.

RESTART BCLR 5,MCR ; ANOTHER START (RESTART) IS

BSET 5,MCR ; GENERATED BY THESE TWO

; CONSECUTIVE INSTRUCTIONS

LDA #CALLING ; GET THE CALLING ADDRESS

STA MDR ; TRANSMIT THE CALLING

; ADDRESS

7.4.6 Slave Mode

In the slave service routine, the master addressed as slave bit (MAAS) should be tested to check

if a calling of its own address has been received (Figure 7-4). If MAAS is set, software should set

the transmit/receiv e mode select bit (MTX bit of MCR) according to the R/W command bit (SR W).

Writing to the MCR clears the MAAS automatically. A data transf er may then be initiated b y writing

to MDR or a dummy read from MDR.

In the slave transmit routine, the received acknowledge bit (RXAK) must be tested before

transmitting the next byte of data. RXAK, if set indicates the end of data signal from the master

receiver, the slave transmitter must then switch from transmit mode to receive mode by software

and a dummy read must follow to release the SCL line so that the master can generate a STOP

signal.

7.4.7 Arbitration Lost

If more than one master want to acquire the b us simultaneously, only one master can win and the

others will lose arbitration. The losing device immediately switches to slave receive mode by

M-Bus hardware. Its data output to the SDA line is stopped, but inter nal transmit clock still runs

until the end of the data byte transmission. An interrupt occurs when this dummy byte tr ansmission

TPG

MOTOROLA

7-14 MC68HC05BD3M-BUS SERIAL INTERFACE

is accomplished with MAL=1 and MSTA=0. If one master attempts to start transmission while the

bus is being controlled by another master, the transmission will be inhibited; the MSTA bit will be

changed from 1 to 0 without generating STOP condition; an interrupt will be generated and the

MAL bit set to indicate that the attempt to acquire the bus has f ailed. Considering these cases, the

slav e service routine should test the MAL bit ﬁrst, and software should clear the MAL bit if it is set.

TPG

MC68HC05BD3 MOTOROLA

8-1

SYNC SIGNAL PROCESSOR

The functions of the SSP include polarity correction, sync separation, sync pulse reshaper, sync

pulse detectors, horizontal line counter, vertical frequency counter, and free running signals

generator. In addition, interrupt can be generated for each vertical frame at a user speciﬁed

horizontal line number.

The processor accepts either composite or separate sync inputs.

For separate sync inputs, the HTTL and VTTL outputs are identical to the incoming horizontal sync

with negative sync polarity. As for composite sync input, reassembled horizontal sync pulses can

be inser ted during the vertical sync per iod. The VTTL output is triggered by the leading edge of

the incoming vertical sync pulse, and the sync pulse will be widened by 9.5µs.

Both HSYNC and VSYNC inputs have inter nal ﬁlter to improve noise immunity. Any pulse that is

shorter than an internal bus clock period, will be regarded as a glitch, and will be ignored.

Note:

All quoted timings in this section are based on the assumption that the internal bus

frequency is 2MHz, i.e. tCYC=0.5µs.

8.1 Functional Blocks

The architecture of the Sync Signal Processor is shown in Figure 8-1. Each of the functional

blocks are described in the following paragraphs.

8.1.1 Polarity Correction

The polarity correction block of the sync signal processor accepts the input sync signals

(HSYNC/VSYNC) and converts them to negative polarity signals, regardless of the polarity of the

inputs. The following describes the methodologies used in polarity correction.

TPG

MOTOROLA

8-2 MC68HC05BD3SYNC SIGNAL PROCESSOR

8.1.1.1 Separate Vertical Sync Input

To test the polar ity of the input sync signal, the duration of the low pulse is examined. If the low

period is longer than a speciﬁc value (512µs or 1024tCYC), as in the case of positive polarity input

sync, the input sync will be inverted before output. For negative polarity input sync signal, it is

anticipated that the duration of the low pulse would be shorter than the speciﬁc value, and the input

sync signal passes through to the output without inversion.

This polarity correction is a continuous process, and the error margin is equal to the maximum

permissible sync pulse width speciﬁed (512µs or 1024tCYC). At power-up or system reset,

negative polarity at input is assumed.

Figure 8-1 Sync Signal Processor Block Diagram

SYNC

DETECTOR

V FREQ.

VSYNC

COUNTER

VSYNC

RESHAPER

SYNC

DETECTOR

POLARITY

CORRECTOR

SYNC SIGNAL

CONTROL REG. HSYNC

COUNTER

LINE FREQ.

REGISTERS

INTERRUPT

CIRCUIT

COMPOSITE

POLARITY

CORRECTOR

SYNC

SEPARATOR

& INSERTION

CLK GEN.

MUX

HFREE

VFREE

VSYNC

HSYNC

VTTL

HTTL

HDET

VDET

SOUT

VSIN FOUT

INTERRUPT

$11

$0D

$0E

$0F

$10

TPG

MC68HC05BD3 MOTOROLA

8-3

SYNC SIGNAL PROCESSOR

8.1.1.2 Separate Horizontal Or Composite Sync Input

Since the input at HSYNC can be either a pure horizontal sync signal or a composite sync signal,

different methodologies are used in polarity correction.

Unlike the polarity correction for VSYNC, both the high pulse and low pulse of the sync signal at

HSYNC are examined. If the pulse, either active high or low, is longer than a certain per iod (8µs

or 16 tCYC), it will be regarded as a long pulse. If there are 8 consecutiv e low long pulses , the input

sync signal will be conﬁrmed as a positive polarity sync signal, and will be inverted. If there are 8

consecutive high long pulses, it will be conﬁrmed as a negative polarity sync signal.

The operation of this module is also continuous , and the error margin is equal to the period of the

pre-set number (default is 8) of horizontal sync pulses. At power-up or system reset, negative

polarity at input is assumed.

8.1.2 Sync Detection

The sync detector determines whether the incoming sync signal is active. Both sync high and lo w

pulse widths must be within the speciﬁc values to be regarded as active. HDET and VDET ﬂags

will be set if the HSYNC and VSYNC signals are active, respectively.

Figure 8-2 Sync Signal Polarity Correction

Negative polarity pure horizontal sync signal

Positive polarity pure horizontal sync signal

Negative polarity composite sync signal

Positive polarity composite sync signal

TPG

MOTOROLA

8-4 MC68HC05BD3SYNC SIGNAL PROCESSOR

8.1.3 Free-running Pseudo Sync Signal Generator

If either HSYNC or VSYNC is absent, a free-running sync signal generator will be enabled. It

generates a pseudo ver tical sync at 63.5Hz (1/(tcyc x 31488)) and a pseudo horizontal sync at

either 48.8KHz (1/(tCYC x 41)) or 62.5KHz (1/(tCYC x 32)), depending on the status of FOUT. This

set of free running sync signals replaces the inactive sync signals at the inputs and will be fed to

the VTTL and HTTL pins if the pins are selected for VTTL and HTTL function.

8.1.4 Sync Separation

Figure 8-3 is a block diagram of the Sync Separator which includes the duration counters for the

high and low pulses, a counter for the number of valid horizontal sync pulses, a register to hold

the number of horizontal lines per frame, a logic block for horizontal and vertical sync pulse

separation, a comparator, and a sync pulse insertion circuit.

The Low pulse duration counter examines the low pulse width of the incoming composite sync

signal. If it is within the horizontal sync pulse limit (8µs or 16 tCYC), a horizontal sync pulse is

detected and the horizontal sync pulse counter is advanced. If the low pulse is wider than the limit,

Figure 8-3 Sync Separator

Sync separation logic

Sync insertion circuit

Comparator

Low pulse duration counter

High pulse duration counter

Horizontal Sync Register

Horizontal sync pulse counter

CLK

HSYNC load

reset count

in out

equal

Hsync Vsync

ﬁnish

(After polarity correction)

TPG

MC68HC05BD3 MOTOROLA

8-5

SYNC SIGNAL PROCESSOR

a vertical sync pulse is detected, and the content of the Hor izontal sync pulse counter is loaded

into the Horizontal Sync Register before the Low Pulse Duration Counter is reset.

Comparator compares the values of the Horizontal Sync Pulse Counter and Horizontal Sync

High Pulse Duration Counter examines the high pulse width of the incoming composite sync

signal. If it is longer than a speciﬁc v alue (8µs or 16 tCYC), the v ertical sync pulse has ﬁnished and

ﬁnish signal will be given to the Sync Separation Logic.

Sync Separation Logic passes the composite sync signal to the Hsync output, until there is an

“equal” signal from the comparator. The Hsync output will then output a reassembled waveform

by the Sync Insertion Circuit to emulate the HSYNC pulses, and the Vsync output is set to low at

the coming f alling edge of the composite signal. After the ﬁnish signal has been sensed, the Vsync

output is ﬁxed to high, and the Hsync output follows the composite sync input again.

8.1.5 Vertical Sync Pulse Reshaper

F or separ ate sync inputs, the vertical sync pulse width VTTL equals to the incoming vertical sync

input. F or composite sync input, the Sync Pulse Reshaper widens the VTTL pulse width by 9.5 µs.

8.1.6 Sync Signal Counters

There are two counters (horizontal line counter and vertical frequency counter) to count the

number of horizontal sync pulses and the number of system clock cycles between two ver tical

sync pulses. These tw o data can be read by the CPU to check the signal frequencies and can be

used to determine the video mode. Figure 8-4 shows a more detailed block diagram of these

counters. The 13-bit vertical frequency register encompasses vertical frequency range from

approximately 15Hz to 125KHz. Figure 8-5 shows the vertical frequency counter timing. It

indicates that there will be ±1 count error on the reading from the register for the same ver tical

frequency.

8.2 VSYNC Interrupt

The Sync Signal Processor will generate interrupts to the CPU if the VSYNC Interrupt Enable

(VSIE) bit is set, and the I-bit in the Condition Code Register (CCR) is cleared. The interrupt will

occur at each leading edge of VSYNC.

The interrupt vector address is at $3FF8-$3FF9, and the interrupt latch is cleared automatically

by fetching of the interrupt vectors.

TPG

MOTOROLA

8-6 MC68HC05BD3SYNC SIGNAL PROCESSOR

8Figure 8-4 Sync Signal Counters Block Diagram

Figure 8-5 Vertical Frequency Counter Timing

13-bit Vertical Frequency Register

13-bit counter

12-bit counter

12-bit Horizontal Line Count Register

Negative edge detector

VSYNC

HSYNC

System Clock

$0D

$0E

$0F

$10

÷16

Negative edge detector

PH2

VSYNIN

Counter signal reset

PH2 ÷16

case1

PH2 ÷16

case2

Counter resets at 4 PH2 cycles

after falling edge of VSYNIN

Counter advances at the

rising edge of the clock

1. The value of the counter will be loaded into the register before it is reset.

2. The Vertical Frequency Counter is clocked by a PH2 ÷16 clock.

3. Because of the asynchronous nature between PH2 and VSYNIN, the register

will have one more count in case 2 than in case 1.

TPG

MC68HC05BD3 MOTOROLA

8-7

SYNC SIGNAL PROCESSOR

8.3 Registers

There are se v en registers associated with the Sync Signal Processor, these are described below.

8.3.1 Sync Signal Control & Status Register (SSCSR)

VPOL - Vertical Sync Input Polarity

1 (set) – VSYNC input is positive polarity.

0 (clear) – VSYNC input is negative polarity.

Vertical Sync Input Polarity ﬂag indicates the polarity of the incoming signal at the VSYNC input.

HPOL - Horizontal Sync Input Polarity

1 (set) – HSYNC input is positive polarity.

0 (clear) – HSYNC input is negative polarity.

Horizontal Sync Input Polarity ﬂag indicates the polarity of the incoming signal at the HSYNC

input.

VDET - Vertical Sync Signal Detect

1 (set) – An active vertical sync is detected at VSYNC input.

0 (clear) – No vertical sync signal at VSYNC input; use internal generated

Vsync for VTTL.

Vertical Sync Signal Detect ﬂag, if set, indicates an active input vertical sync signal has been

detected. If cleared, it indicates there is no active signal, and the VTTL will output the inter nally

generated Vsync signal. An active vertical sync signal is deﬁned as:

VDET = (VSYNC pulse width < 480µs or 960tCYC)·(VSYNC period < 65.5ms or 131x103tCYC)

HDET - Horizontal Sync Signal Detect

1 (set) – An active horizontal sync is detected at HSYNC input.

0 (clear) – No horizontal sync signal at HSYNC input; use internal generated

Hsync for HTTL.

Horizontal Sync Signal Detect ﬂag, if set, indicates an active input horizontal sync signal has been

detected. If cleared, it indicates there is no active signal, and the HTTL will output the inter nally

generated Hsync signal. An active horizontal sync signal is deﬁned as:

HDET=(HSYNC pulse width < 8µs or 16tCYC)·(9µs or 18tCYC < HSYNC period < 128µs or 256tCYC)

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 State

on reset

$000C VPOL HPOL VDET HDET SOUT INSRTB FOUT VSIN 0000 0000

TPG

MOTOROLA

8-8 MC68HC05BD3SYNC SIGNAL PROCESSOR

SOUT - Sync Output Select

1 (set) – Use processed VSYNC and HSYNC inputs for VTTL and HTTL.

0 (clear) – Use internally generated sync signals for VTTL and HTTL.

When cleared, the outputs to VTTL and HTTL are the internally generated signals. When set, the

outputs are the processed input signals. This bit can only be set if both VDET and HDET are logic

1’s, and will be cleared automatically if VDET or HDET is not logic “1”. Reset clears this bit.

INSRTB - Hsync Insertion Bit

1 (set) – No inserted pulses. Hsync remains high state during the vertical sync

pulse.

0 (clear) – For composite sync inputs, emulated sync pulses will be inserted into

the Hsync signal during the vertical sync pulse.

F or separate sync inputs , when this Hsync Insertion bit is cleared, sync pulses will continue to be

the Hsync signal during the Vertical Sync Pulse. For composite sync input, when this Hsync

Insertion bit is cleared, emulated sync pulses will be inserted into the Hsync signal during the

Vertical Sync Pulse. In both cases, when this bit is set, there will be no inser ted pulses, and the

Hsync signal will be high during the Vertical Sync Pulse. Reset clears this bit.

FOUT - Internal Hsync Frequency Select

1 (set) – 63.5Hz and 62.5KHz for VTTL and HTTL outputs respectively if

internally generated sync signals are selected.

0 (clear) – 63.5Hz and 48.8KHz for VTTL and HTTL outputs respectively if

internally generated sync signals are selected.

This bit selects the frequency of the free running Hsync signal to HTTL pin if SOUT bit is cleared.

When FOUT is set, 63.5Hz and 62.5 KHz signals are output to VTTL and HTTL, respectively.

When FOUT is cleared, 63.5Hz and 48.8KHz signals are output instead. Reset clears this bits.

VSIN - Vsync Input Source

This bit selects the source of the input sync signals. Reset clears this bits.

1 (set) – Separated sync signals through VSYNC and HSYNC inputs.

0 (clear) – Composite sync signal through HSYNC input

TPG

MC68HC05BD3 MOTOROLA

8-9

SYNC SIGNAL PROCESSOR

8.3.2 Vertical Frequency Registers (VFRS)

This 13-bit read only register pair contains inf ormation of the vertical frame frequency. An internal

counter counts the number of internal clocks between two VSYNC pulses. The counted value will

then be transferred to this register. The data corresponds to the period of one vertical frame. This

However, the data is not valid if VDET bit is cleared.

The frame frequency is calculated by 1/(VFR±1 x 8µs) or 1/(VFR±1 x 16tCYC).

The table below shows examples for the Vertical Frequency Register, all VFR numbers are in

hexadecimal.

8.3.3 Line Frequency Registers (LFRs)

This 12-bit read only register pair contains the number of horizontal lines in each ver tical frame.

An internal line counter counts the hor izontal sync pulses between two vertical sync pulses. The

counted value will be transferred to this register pair. HOVER bit will be set if the incoming

horizontal sync pulses between two v ertical sync pulses are more than 4096 or there is no vertical

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 State

on reset

VFHR $000D VF12 VF11 VF10 VF9 VF8 0000 0000

VFLR $000E VF7 VF6 VF5 VF4 VF3 VF2 VF1 VF0 0000 0000

Table 8-1 Vertical Frame Frequencies

VFR Min. Freq. Max. Freq. VFR Min. Freq. Max. Freq.

$03C0 130.07 130.34 $0823 59.98 60.04

$03C1 129.94 130.21 $0824 59.95 60.01

$03C2 129.80 130.07 $0825 59.92 59.98

$04E2 99.92 100.08 $09C4 49.98 50.02

$04E3 99.84 100.00 $09C5 49.96 50.00

$04E4 99.76 99.92 $09C6 49.94 49.98

$06F9 69.99 70.07 $1FFD 15.262 15.266

$06FA 69.95 70.03 $1FFE 15.260 15.264

$06FB 69.91 69.99 $1FFF 15.258 15.262

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 State

on reset

LFHR $000F HOVER LF11 LF10 LF9 LF8 0000 0000

LFLR $0010 LF7 LF6 LF5 LF4 LF3 LF2 LF1 LF0 0000 0000

TPG

MOTOROLA

8-10 MC68HC05BD3SYNC SIGNAL PROCESSOR

sync input. The data can be read to determine if the line frequency is valid and to determine the

video mode. However, the data is not valid if HDET or VDET bit is cleared or HOVER bit is set.

User has to determine whether the incoming signal is separate sync or composite sync. If

composite sync signal is input, the actual number of horizontal lines is the v alue in LFR plus one;

because the internal line counter that counts the horizontal sync pulses is rising-edge triggering.

If the incoming signal is a composite signal, one horizontal line counting is missed.

8.3.4 Sync Signal Control Register (SSCR)

This is a read/write register. Interrupt will be generated at the leading edge of VSYNC if the VSIE

bit is set, I bit in CCR is cleared. The VSYNC interrupt vectors are at $3FF8 and $3FF9, and the

interrupt latch is cleared after the interrupt vectors have been fetched.

VSIE - Vsync Interrupt Enable

This bit enables and disables the Vsync interrupt.

1 (set) – Vsync interrupt enabled.

0 (clear) – Vsync interrupt disabled.

8.3.5 Horizontal Sync Period Width Register (HPWR)

This 8-bit read only register contains the period of incoming hor izontal sync signal. It is sampled

by t CYC so the horizontal period is equal to HPWR x 0.5µs if tCYC is at 2 MHz. As the incoming

horizontal sync signal is asynchronous to the system clock, the SSP is designed so that the

maximum counting error of HPWR is –2. User should use the LFR to calculate the HSYNC

frequency if very accurate frequency detection is needed. If HPWR overﬂows, the HDET in

SSCSR will be cleared. Therefore the minimum valid HSYNC is 256tCYC, i.e. 7.8125KHz if tCYC

equals to 2MHz.

Note:

It is not guaranteed that the HPWR counting is correct for the ﬁrst HSYNC period after

the trailing edge of VSYNC.

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 State

on reset

$0011 VSIE 0000 0000

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 State

on reset

$001E HPWR7 HPWR6 HPWR5 HPWR4 HPWR3 HPWR2 HPWR1 HPWR0 0000 0000

TPG

MC68HC05BD3 MOTOROLA

8-11

SYNC SIGNAL PROCESSOR

8.4 System Operation

The incoming signals can be either separate HSYNC and VSYNC or composite sync through

HSYNC input. Polarity correction is performed before the sync signals go any further into the

system. The sync pulse detection bloc k contin uously monitors the signals to see if the signals are

active. If the signals are not active, the circuit switches to output the internally generated sync

signals. This will protect the circuits behind from being damaged by inactive signals.

A typical monitor system operation is summarized in Figure 8-6.

Note:

User is required to check the HDET and VDET at VSIN=0 ﬁrst. If either or both are not

detected, user then set VSIN=1 to chec k HDET and VDET. It is because if the incoming

signal is a valid composite signal, HDET and VDET are both read 1 even VSIN=1.

Note:

Each time if VDET is not detected when VSIN=1, user needs to clear VSIN to check

VDET. If VDET is still not detected, user then set VSIN to check them again to decide

what mode it is.

TPG

MOTOROLA

8-12 MC68HC05BD3SYNC SIGNAL PROCESSOR

Figure 8-6 Typical Monitor System Operation

HDET=1?

VDET=0?

No HSYNC

Set Standby mode

HDET=1?

No VSYNC

Set Off mode

No VSYNC

Set Suspend mode

HOVER=1?

Set VSIN=1

VDET=0?

HDET=1?

VDET=0?

HDET=1?

Set SOUT=1

Read registers

VSIN=1?

Clear 1st_time

Init VSIN=0

1st_time=0?

Clear VSIN=0

No HSYNC

Set 1st_time=1

Clear VSIN=0

HSYNC too high

Separated sync

Set Normal mode

No HSYNC signal

Set Standby mode

Composite sync

Set Normal mode

TPG

MC68HC05BD3 MOTOROLA

9-1

CPU CORE AND INSTRUCTION SET

This section provides a description of the CPU core registers, the instruction set and the

addressing modes of the MC68HC05BD3.

9.1 Registers

The MCU contains ﬁve registers , as sho wn in the programming model of Figure 9-1. The interrupt

stacking order is shown in Figure 9-2.

9.1.1 Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of

arithmetic calculations or data manipulations.

Figure 9-1 Programming model

Accumulator

Index register

Program counter

Stack pointer

Condition code register

Carry / borrow

Zero

Negative

Interrupt mask

Half carry

15 7 0

000000011

11HINZC

TPG

MOTOROLA

9-2 MC68HC05BD3CPU CORE AND INSTRUCTION SET

9.1.2 Index register (X)

The index register is an 8-bit register, which can contain the indexed addressing value used to

create an effective address. The index register may also be used as a temporary storage area.

9.1.3 Program counter (PC)

The program counter is a 16-bit register , which contains the address of the ne xt byte to be f etched.

9.1.4 Stack pointer (SP)

The stack pointer is a 16-bit register, which contains the address of the next free location on the

stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to

location $00FF. The stack pointer is then decremented as data is pushed onto the stack and

incremented as data is pulled from the stack.

When accessing memory, the ten most signiﬁcant bits are permanently set to 0000000011. These

ten bits are appended to the six least signiﬁcant register bits to produce an address within the

range of $00C0 to $00FF. Subroutines and interrupts may use up to 64 (decimal) locations. If 64

locations are exceeded, the stack pointer wraps around and overwrites the previously stored

inf ormation. A subroutine call occupies tw o locations on the stack; an interrupt uses ﬁve locations .

9.1.5 Condition code register (CCR)

The CCR is a 5-bit register in which f our bits are used to indicate the results of the instruction just

e xecuted, and the ﬁfth bit indicates whether interrupts are masked. These bits can be individually

tested by a program, and speciﬁc actions can be taken as a result of their state. Each bit is

explained in the following paragraphs.

Half carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

Figure 9-2 Stacking order

Condition code register

Accumulator

Index register

Program counter high

Program counter low

Stack

Unstack

Decreasing

memory

address

Increasing

memory

address

Interrupt

Return

TPG

MC68HC05BD3 MOTOROLA

9-3

CPU CORE AND INSTRUCTION SET

Interrupt (I)

When this bit is set, all maskable interrupts are masked. If an interrupt occurs while this bit is set,

the interrupt is latched and remains pending until the interrupt bit is cleared.

Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was

negative.

Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was

zero.

Carry/borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred

during the last arithmetic operation. This bit is also aff ected during bit test and branch instructions

and during shifts and rotates.

9.2 Instruction set

The MCU has a set of 62 basic instructions. They can be grouped into ﬁve different types as

follows:

– Register/memory

– Read/modify/write

– Branch

– Bit manipulation

– Control

The following paragraphs brieﬂy explain each type. All the instructions within a given type are

presented in individual tables.

This MCU uses all the instructions available in the M146805 CMOS family plus one more: the

unsigned multiply (MUL) instruction. This instruction allows unsigned multiplication of the contents

of the accumulator (A) and the index register (X). The high-order product is then stored in the

index register and the low-order product is stored in the accumulator. A detailed definition of the

MUL instruction is shown in Table 9-1.

TPG

MOTOROLA

9-4 MC68HC05BD3CPU CORE AND INSTRUCTION SET

9.2.1 Register/memory Instructions

Most of these instructions use two operands. The ﬁrst operand is either the accumulator or the

inde x register . The second oper and is obtained from memory using one of the addressing modes.

The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register

operand. Refer to Table 9-2 for a complete list of register/memory instructions.

9.2.2 Branch instructions

These instructions cause the program to branch if a particular condition is met; otherwise, no

operation is performed. Branch instructions are two-byte instructions. Refer to Table 9-3.

9.2.3 Bit manipulation instructions

The MCU can set or clear any writable bit that resides in the ﬁrst 256 bytes of the memory space

(page 0). All port data and data direction registers, timer and serial interface registers,

control/status registers and a por tion of the on-chip RAM reside in page 0. An additional feature

allows the softw are to test and branch on the state of any bit within these locations . The bit set, bit

clear, bit test and branch functions are all implemented with single instructions. For the test and

branch instructions, the value of the bit tested is also placed in the carry bit of the condition code

9.2.4 Read/modify/write instructions

These instructions read a memory location or a register, modify or test its contents, and write the

modiﬁed value bac k to memory or to the register . The test for negativ e or zero (TST) instruction is

an exception to this sequence of reading, modifying and writing, since it does not modify the value .

Refer to Table 9-5 for a complete list of read/modify/write instructions.

9.2.5 Control instructions

These instructions are register reference instructions and are used to control processor operation

during program execution. Refer to Table 9-6 for a complete list of control instructions.

9.2.6 Tables

Tables for all the instruction types listed above follow. In addition there is a complete alphabetical

listing of all the instructions (see Table 9-7), and an opcode map for the instruction set of the

M68HC05 MCU family (see Table 9-8).

TPG

MC68HC05BD3 MOTOROLA

9-5

CPU CORE AND INSTRUCTION SET

Table 9-1 MUL instruction

Operation X:A ← X*A

Description

Multiplies the eight bits in the index register by the eight

bits in the accumulator and places the 16-bit result in the

concatenated accumulator and index register.

Condition

codes

H : Cleared

I : Not affected

N : Not affected

Z : Not affected

C : Cleared

Source MUL

Form Addressing mode Cycles Bytes Opcode

Inherent 11 1 $42

Table 9-2 Register/memory instructions

Addressing modes

Immediate Direct Extended

Indexed

(no

offset)

Indexed

(8-bit

offset)

Indexed

(16-bit

offset)

Function

Mnemonic

Opcode

# Bytes

# Cycles

Opcode

# Bytes

# Cycles

Opcode

# Bytes

# Cycles

Opcode

# Bytes

# Cycles

Opcode

# Bytes

# Cycles

Opcode

# Bytes

# Cycles

Load A from memory LDA A6 2 2 B6 2 3 C6 3 4 F6 1 3 E6 2 4 D6 3 5

Load X from memory LDX AE 2 2 BE 2 3 CE 3 4 FE 1 3 EE 2 4 DE 3 5

Store A in memory STA B7 2 4 C7 3 5 F7 1 4 E7 2 5 D7 3 6

Store X in memory STX BF 2 4 CF 3 5 FF 1 4 EF 2 5 DF 3 6

Add memory to A ADD AB 2 2 BB 2 3 CB 3 4 FB 1 3 EB 2 4 DB 3 5

Add memory and carry to A ADC A9 2 2 B9 2 3 C9 3 4 F9 1 3 E9 2 4 D9 3 5

Subtract memory SUB A0 2 2 B0 2 3 C0 3 4 F0 1 3 E0 2 4 D0 3 5

Subtract memory from A

with borrow SBC A2 2 2 B2 2 3 C2 3 4 F2 1 3 E2 2 4 D2 3 5

AND memory with A AND A4 2 2 B4 2 3 C4 3 4 F4 1 3 E4 2 4 D4 3 5

OR memory with A ORA AA 2 2 BA 2 3 CA 3 4 FA 1 3 EA 2 4 DA 3 5

Exclusive OR memory with A EOR A8 2 2 B8 2 3 C8 3 4 F8 1 3 E8 2 4 D8 3 5

Arithmetic compare A

with memory CMP A1 2 2 B1 2 3 C1 3 4 F1 1 3 E1 2 4 D1 3 5

Arithmetic compare X

with memory CPX A3 2 2 B3 2 3 C3 3 4 F3 1 3 E3 2 4 D3 3 5

Bit test memory with A

(logical compare) BIT A5 2 2 B5 2 3 C5 3 4 F5 1 3 E5 2 4 D5 3 5

Jump unconditional JMP BC 2 2 CC 3 3 FC 1 2 EC 2 3 DC 3 4

Jump to subroutine JSR BD 2 5 CD 3 6 FD 1 5 ED 2 6 DD 3 7

TPG

MOTOROLA

9-6 MC68HC05BD3CPU CORE AND INSTRUCTION SET

Table 9-3 Branch instructions

Relative addressing mode

Function Mnemonic Opcode # Bytes # Cycles

Branch always BRA 20 2 3

Branch never BRN 21 2 3

Branch if higher BHI 22 2 3

Branch if lower or same BLS 23 2 3

Branch if carry clear BCC 24 2 3

(Branch if higher or same) (BHS) 24 2 3

Branch if carry set BCS 25 2 3

(Branch if lower) (BLO) 25 2 3

Branch if not equal BNE 26 2 3

Branch if equal BEQ 27 2 3

Branch if half carry clear BHCC 28 2 3

Branch if half carry set BHCS 29 2 3

Branch if plus BPL 2A 2 3

Branch if minus BMI 2B 2 3

Branch if interrupt mask bit is clear BMC 2C 2 3

Branch if interrupt mask bit is set BMS 2D 2 3

Branch if interrupt line is low BIL 2E 2 3

Branch if interrupt line is high BIH 2F 2 3

Branch to subroutine BSR AD 2 6

Table 9-4 Bit manipulation instructions

Addressing modes

Bit set/clear Bit test and branch

Function Mnemonic Opcode # Bytes # Cycles Opcode # Bytes # Cycles

Branch if bit n is set BRSET n (n=0–7) 2•n 3 5

Branch if bit n is clear BRCLR n (n=0–7) 01+2•n 3 5

Set bit n BSET n (n=0–7) 10+2•n 2 5

Clear bit n BCLR n (n=0–7) 11+2•n 2 5

TPG

MC68HC05BD3 MOTOROLA

9-7

CPU CORE AND INSTRUCTION SET

Table 9-5 Read/modify/write instructions

Addressing modes

Inherent

(A)

Inherent

(X) Direct

Indexed

(no

offset)

Indexed

(8-bit

offset)

Function

Mnemonic

Opcode

# Bytes

# Cycles

Opcode

# Bytes

# Cycles

Opcode

# Bytes

# Cycles

Opcode

# Bytes

# Cycles

Opcode

# Bytes

# Cycles

Increment INC 4C 1 3 5C 1 3 3C 2 5 7C 1 5 6C 2 6

Decrement DEC 4A 1 3 5A 1 3 3A 2 5 7A 1 5 6A 2 6

Clear CLR 4F 1 3 5F 1 3 3F 2 5 7F 1 5 6F 2 6

Complement COM 43 1 3 53 1 3 33 2 5 73 1 5 63 2 6

Negate (two’s complement) NEG 40 1 3 50 1 3 30 2 5 70 1 5 60 2 6

Rotate left through carry ROL 49 1 3 59 1 3 39 2 5 79 1 5 69 2 6

Rotate right through carry ROR 46 1 3 56 1 3 36 2 5 76 1 5 66 2 6

Logical shift left LSL 48 1 3 58 1 3 38 2 5 78 1 5 68 2 6

Logical shift right LSR 44 1 3 54 1 3 34 2 5 74 1 5 64 2 6

Arithmetic shift right ASR 47 1 3 57 1 3 37 2 5 77 1 5 67 2 6

Test for negative or zero TST 4D 1 3 5D 1 3 3D 2 4 7D 1 4 6D 2 5

Multiply MUL 42 1 11

Table 9-6 Control instructions

Inherent addressing mode

Function Mnemonic Opcode # Bytes # Cycles

Transfer A to X TAX 97 1 2

Transfer X to A TXA 9F 1 2

Set carry bit SEC 99 1 2

Clear carry bit CLC 98 1 2

Set interrupt mask bit SEI 9B 1 2

Clear interrupt mask bit CLI 9A 1 2

Software interrupt SWI 83 1 10

Return from subroutine RTS 81 1 6

Return from interrupt RTI 80 1 9

Reset stack pointer RSP 9C 1 2

No-operation NOP 9D 1 2

Stop STOP 8E 1 2

Wait WAIT 8F 1 2

TPG

MOTOROLA

9-8 MC68HC05BD3CPU CORE AND INSTRUCTION SET

Table 9-7 Instruction set

Mnemonic Addressing modes Condition codes

INH IMM DIR EXT REL IX IX1 IX2 BSC BTB H I N Z C

ADC ◊•◊◊◊

ADD ◊•◊◊◊

AND ••◊◊•

ASL ••◊◊◊

ASR ••◊◊◊

BCC •••••

BCLR •••••

BCS •••••

BEQ •••••

BHCC •••••

BHCS •••••

BHI •••••

BHS •••••

BIH •••••

BIL •••••

BIT ••◊◊•

BLO •••••

BLS •••••

BMC •••••

BMI •••••

BMS •••••

BNE •••••

BPL •••••

BRA •••••

BRN •••••

BRCLR ••••◊

BRSET ••••◊

BSET •••••

BSR •••••

CLC ••••0

CLI •0•••

CLR ••01•

CMP • • ◊◊◊

Condition code symbols

H Half carry (from bit 3) ◊Tested and set if true,

cleared otherwise

I Interrupt mask • Not affected

N Negate (sign bit) ? Load CCR from stack

Z Zero 0 Cleared

C Carry/borrow 1 Set

Not implemented

Address mode abbreviations

BSC Bit set/clear IMM Immediate

BTB Bit test & branch IX Indexed (no offset)

DIR Direct IX1 Indexed, 1 byte offset

EXT Extended IX2 Indexed, 2 byte offset

INH Inherent REL Relative

TPG

MC68HC05BD3 MOTOROLA

9-9

CPU CORE AND INSTRUCTION SET

COM ••◊◊1

CPX ••◊◊◊

DEC ••◊◊•

EOR ••◊◊•

INC ••◊◊•

JMP •••••

JSR •••••

LDA ••◊◊•

LDX ••◊◊•

LSL ••◊◊◊

LSR ••0◊◊

MUL 0•••0

NEG ••◊◊◊

NOP •••••

ORA ••◊◊•

ROL ••◊◊◊

ROR ••◊◊◊

RSP •••••

RTI ?????

RTS •••••

SBC ••◊◊◊

SEC ••••1

SEI •1•••

STA ••◊◊•

STOP •0•••

STX ••◊◊•

SUB ••◊◊◊

SWI •1•••

TAX •••••

TST ••◊◊•

TXA •••••

WAIT • 0 • • •

Table 9-7 Instruction set (Continued)

Mnemonic Addressing modes Condition codes

INH IMM DIR EXT REL IX IX1 IX2 BSC BTB H I N Z C

Condition code symbols

H Half carry (from bit 3) ◊Tested and set if true,

cleared otherwise

I Interrupt mask • Not affected

N Negate (sign bit) ? Load CCR from stack

Z Zero 0 Cleared

C Carry/borrow 1 Set

Not implemented

Address mode abbreviations

BSC Bit set/clear IMM Immediate

BTB Bit test & branch IX Indexed (no offset)

DIR Direct IX1 Indexed, 1 byte offset

EXT Extended IX2 Indexed, 2 byte offset

INH Inherent REL Relative

TPG

MOTOROLA

9-10 MC68HC05BD3CPU CORE AND INSTRUCTION SET

Table 9-8 M68HC05 opcode map

Bit manipulation Branch Read/modify/write Control Register/memory

BTB BSC REL DIR INH INH IX1 IX INH INH IMM DIR EXT IX2 IX1 IX

High 0123456789ABCDEFHigh

Low 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 Low

0000

553533659 234543

0000

BRSET0 BSET0 BRA NEG NEGA NEGX NEG NEG RTI SUB SUB SUB SUB SUB SUB

3 BTB 2 BSC 2 REL 2 DIR 1 INH 1 INH 2 IX1 1 IX 1 INH 2 IMM 2 DIR 3 EXT 3 IX2 2 IX1 1 IX

0001

553 6 234543

0001

BRCLR0 BCLR0 BRN RTS CMP CMP CMP CMP CMP CMP

3 BTB 2 BSC 2 REL 1 INH 2 IMM 2 DIR 3 EXT 3 IX2 2 IX1 1 IX

0010

553 11 234543

0010

BRSET1 BSET1 BHI MUL SBC SBC SBC SBC SBC SBC

3 BTB 2 BSC 2 REL 1 INH 2 IMM 2 DIR 3 EXT 3 IX2 2 IX1 1 IX

0011

5535336510 234543

0011

BRCLR1 BCLR1 BLS COM COMA COMX COM COM SWI CPX CPX CPX CPX CPX CPX

3 BTB 2 BSC 2 REL 2 DIR 1 INH 1 INH 2 IX1 1 IX 1 INH 2 IMM 2 DIR 3 EXT 3 IX2 2 IX1 1 IX

0100

55353365 234543

0100

BRSET2 BSET2 BCC LSR LSRA LSRX LSR LSR AND AND AND AND AND AND

3 BTB 2 BSC 2 REL 2 DIR 1 INH 1 INH 2 IX1 1 IX 2 IMM 2 DIR 3 EXT 3 IX2 2 IX1 1 IX

0101

553 234543

0101

BRCLR2 BCLR2 BCS BIT BIT BIT BIT BIT BIT

3 BTB 2 BSC 2 REL 2 IMM 2 DIR 3 EXT 3 IX2 2 IX1 1 IX

0110

55353365 234543

0110

BRSET3 BSET3 BNE ROR RORA RORX ROR ROR LDA LDA LDA LDA LDA LDA

3 BTB 2 BSC 2 REL 2 DIR 1 INH 1 INH 2 IX1 1 IX 2 IMM 2 DIR 3 EXT 3 IX2 2 IX1 1 IX

0111

55353365 2 45654

0111

BRCLR3 BCLR3 BEQ ASR ASRA ASRX ASR ASR TAX STA STA STA STA STA

3 BTB 2 BSC 2 REL 2 DIR 1 INH 1 INH 2 IX1 1 IX 1 INH 2 DIR 3 EXT 3 IX2 2 IX1 1 IX

1000

55353365 2234543

1000

BRSET4 BSET4 BHCC LSL LSLA LSLX LSL LSL CLC EOR EOR EOR EOR EOR EOR

3 BTB 2 BSC 2 REL 2 DIR 1 INH 1 INH 2 IX1 1 IX 1 INH 2 IMM 2 DIR 3 EXT 3 IX2 2 IX1 1 IX

1001

55353365 2234543

1001

BRCLR4 BCLR4 BHCS ROL ROLA ROLX ROL ROL SEC ADC ADC ADC ADC ADC ADC

3 BTB 2 BSC 2 REL 2 DIR 1 INH 1 INH 2 IX1 1 IX 1 INH 2 IMM 2 DIR 3 EXT 3 IX2 2 IX1 1 IX

1010

55353365 2234543

1010

BRSET5 BSET5 BPL DEC DECA DECX DEC DEC CLI ORA ORA ORA ORA ORA ORA

3 BTB 2 BSC 2 REL 2 DIR 1 INH 1 INH 2 IX1 1 IX 1 INH 2 IMM 2 DIR 3 EXT 3 IX2 2 IX1 1 IX

1011

553 2234543

1011

BRCLR5 BCLR5 BMI SEI ADD ADD ADD ADD ADD ADD

3 BTB 2 BSC 2 REL 1 INH 2 IMM 2 DIR 3 EXT 3 IX2 2 IX1 1 IX

1100

55353365 2 23432

1100

BRSET6 BSET6 BMC INC INCA INCX INC INC RSP JMP JMP JMP JMP JMP

3 BTB 2 BSC 2 REL 2 DIR 1 INH 1 INH 2 IX1 1 IX 1 INH 2 DIR 3 EXT 3 IX2 2 IX1 1 IX

1101

55343354 2656765

1101

BRCLR6 BCLR6 BMS TST TSTA TSTX TST TST NOP BSR JSR JSR JSR JSR JSR

3 BTB 2 BSC 2 REL 2 DIR 1 INH 1 INH 2 IX1 1 IX 1 INH 2 REL 2 DIR 3 EXT 3 IX2 2 IX1 1 IX

1110

553 2 234543

1110

BRSET7 BSET7 BIL STOP LDX LDX LDX LDX LDX LDX

3 BTB 2 BSC 2 REL 1 INH 2 IMM 2 DIR 3 EXT 3 IX2 2 IX1 1 IX

1111

5535336522 45654

1111

BRCLR7 BCLR7 BIH CLR CLRA CLRX CLR CLR WAIT TXA STX STX STX STX STX

3 BTB 2 BSC 2 REL 2 DIR 1 INH 1 INH 2 IX1 1 IX 1 INH 1 INH 2 DIR 3 EXT 3 IX2 2 IX1 1 IX

1111

0000

SUB

1IX

Opcode in hexadecimal

Opcode in binary

Address mode

Cycles

Bytes

Mnemonic

Legend

Abbreviations for address modes and registers

BSC

BTB

DIR

EXT

INH

IMM

IX1

IX2

REL

Bit set/clear

Bit test and branch

Direct

Extended

Inherent

Immediate

Indexed (no offset)

Indexed, 1 byte (8-bit) offset

Indexed, 2 byte (16-bit) offset

Relative

Accumulator

Index register Not implemented

TPG

MC68HC05BD3 MOTOROLA

9-11

CPU CORE AND INSTRUCTION SET

9.3 Addressing modes

Ten different addressing modes provide programmers with the ﬂexibility to optimize their code for

all situations. The various index ed addressing modes make it possible to locate data tab les, code

conv ersion tab les and scaling tables an ywhere in the memory space. Short index ed accesses are

single byte instructions; the longest instructions (three bytes) enable access to tables throughout

memory. Short absolute (direct) and long absolute (extended) addressing are also included. One

or two byte direct addressing instructions access all data bytes in most applications. Extended

addressing permits jump instructions to reach all memory locations.

The term ‘effective address’ (EA) is used in describing the various addressing modes. The

effective address is deﬁned as the address from which the argument for an instr uction is fetched

or stored. The ten addressing modes of the processor are described below. Parentheses are used

to indicate ‘contents of’ the location or register referred to. For example, (PC) indicates the

contents of the location pointed to by the PC (program counter). An arrow indicates ‘is replaced

by’ and a colon indicates concatenation of two bytes. For additional details and graphical

illustrations, refer to the

M6805 HMOS/M146805 CMOS Family Microcomputer/

Microprocessor User's Manual

or to the

M68HC05 Applications Guide.

9.3.1 Inherent

In the inherent addressing mode, all the information necessary to execute the instruction is

contained in the opcode. Operations specifying only the index register or accumulator, as well as

the control instruction, with no other arguments are included in this mode. These instructions are

one byte long.

9.3.2 Immediate

In the immediate addressing mode, the operand is contained in the b yte immediately f ollowing the

opcode. The immediate addressing mode is used to access constants that do not change during

program execution (e.g. a constant used to initialize a loop counter).

EA = PC+1; PC ← PC+2

9.3.3 Direct

In the direct addressing mode, the effective address of the argument is contained in a single b yte

following the opcode byte. Direct addressing allows the user to directly address the lowest 256

bytes in memory with a single two-byte instruction.

EA = (PC+1); PC ← PC+2

Address bus high ← 0; Address bus low ← (PC+1)

TPG

MOTOROLA

9-12 MC68HC05BD3CPU CORE AND INSTRUCTION SET

9.3.4 Extended

In the extended addressing mode, the effective address of the argument is contained in the two

bytes following the opcode byte. Instructions with extended addressing mode are capable of

referencing arguments anywhere in memor y with a single three-byte instruction. When using the

Motorola assembler, the user need not specify whether an instruction uses direct or extended

addressing. The assembler automatically selects the short form of the instruction.

EA = (PC+1):(PC+2); PC ← PC+3

Address bus high ← (PC+1); Address bus low ← (PC+2)

9.3.5 Indexed, no offset

In the indexed, no offset addressing mode, the effective address of the argument is contained in

the 8-bit index register. This addressing mode can access the ﬁrst 256 memory locations. These

instructions are only one byte long. This mode is often used to move a pointer through a table or

to hold the address of a frequently referenced RAM or I/O location.

EA = X; PC ← PC+1

Address bus high ← 0; Address bus low ← X

9.3.6 Indexed, 8-bit offset

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of

the unsigned 8-bit index register and the unsigned byte following the opcode. Therefore the

operand can be located anywhere within the lo west 511 memory locations. This addressing mode

is useful for selecting the mth element in an n element table.

EA = X+(PC+1); PC ← PC+2

Address bus high ← K; Address bus low ← X+(PC+1)

where K = the carry from the addition of X and (PC+1)

9.3.7 Indexed, 16-bit offset

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of

the unsigned 8-bit index register and the two unsigned bytes following the opcode. This address

mode can be used in a manner similar to indexed, 8-bit offset except that this three-byte instruction

allows tables to be anywhere in memor y. As with direct and extended addressing, the Motorola

assembler determines the shortest form of indexed addressing.

EA = X+[(PC+1):(PC+2)]; PC ← PC+3

Address bus high ← (PC+1)+K; Address bus low ← X+(PC+2)

where K = the carry from the addition of X and (PC+2)

TPG

MC68HC05BD3 MOTOROLA

9-13

CPU CORE AND INSTRUCTION SET

9.3.8 Relative

The relative addressing mode is only used in branch instructions. In relative addressing, the

contents of the 8-bit signed byte (the offset) following the opcode are added to the PC if , and only

if , the br anch conditions are true. Otherwise, control proceeds to the next instruction. The span of

relative addressing is from –126 to +129 from the opcode address. The programmer need not

calculate the offset when using the Motorola assembler, since it calculates the proper offset and

checks to see that it is within the span of the branch.

EA = PC+2+(PC+1); PC ← EA if branch taken;

otherwise EA = PC ← PC+2

9.3.9 Bit set/clear

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte

following the opcode speciﬁes the address of the byte in which the speciﬁed bit is to be set or

cleared. Any read/write bit in the ﬁrst 256 locations of memory, including I/O, can be selectively

set or cleared with a single two-byte instruction.

EA = (PC+1); PC ← PC+2

Address bus high ← 0; Address bus low ← (PC+1)

9.3.10 Bit test and branch

The bit test and branch addressing mode is a combination of direct addressing and relative

addressing. The bit to be tested and its condition (set or clear) is included in the opcode. The

address of the byte to be tested is in the single b yte immediately f ollo wing the opcode byte (EA1).

The signed relative 8-bit offset in the third byte (EA2) is added to the PC if the speciﬁed bit is set

or cleared in the speciﬁed memory location. This single three-byte instruction allows the program

to branch based on the condition of any readab le bit in the ﬁrst 256 locations of memory. The span

of branch is from –125 to +130 from the opcode address. The state of the tested bit is also

transferred to the carry bit of the condition code register.

EA1 = (PC+1); PC ← PC+2

Address bus high ← 0; Address bus low ← (PC+1)

EA2 = PC+3+(PC+2); PC ← EA2 if branch taken;

otherwise PC ← PC+3

TPG

MOTOROLA

9-14 MC68HC05BD3CPU CORE AND INSTRUCTION SET

THIS PAGE LEFT BLANK INTENTIONALLY

TPG

MC68HC05BD3 MOTOROLA

10-1

LOW POWER MODES

The MC68HC05BD3 has only one low-power operating mode–the Wait Mode. The WAIT

instruction provides the only mode that reduces the power required for the MCU by stopping CPU

internal clock. The ST OP instruction is not implemented in its normal sense. The ST OP instruction

will be interpreted as the NOP instruction by the CPU if it is ever encountered. The ﬂow of the WAIT

mode is shown in Figure 10-1.

10.1 STOP Mode

Stop mode is not implemented on the MC68HC05BD3. The STOP instruction will be treated and

executed as a NOP instruction. Therefore, the I-bit in the Condition Code register will not be

cleared.

10.2 WAIT Mode

In the WAIT mode the internal processor clock is halted, suspending all processor and internal bus

activities. Other Internal clocks remain active, permitting interrupts to be generated from the

Multi-Function Timer , M-Bus Interface, and the Sync Signal Processor, or a reset to be generated

from the COP watchdog timer. The timer may be used to generate a periodic exit from the WAIT

mode. Execution of the WAIT instruction automatically clears the I-bit in the Condition Code

input/output lines remain in their previous states.

TPG

MOTOROLA

10-2 MC68HC05BD3LOW POWER MODES

10.3 COP Watchdog Timer Considerations

The COP watchdog timer is alw ays enabled in MC68HC05BD3. It will reset the MCU when it times

out. F or a system that must have intentional uses of the W AIT Mode, care m ust be taken to prev ent

such situations from happening during nor mal operations by arranging timely interrupts to reset

the COP watchdog timer.

Figure 10-1 WAIT Flowchart

External

WAIT

External oscillator active

and

Internal Timer Clock Active

Stop internal processor clock,

Clear I bit in CCR

reset?

Internal COP

reset?

External H/W

reset?

Internal

interrupt? Restart internal

processor clock

1. Fetch reset vector

2. Service interrupt

a. Stack

b. Set I bit

c. Vector to interrupt routine

TPG

MC68HC05BD3 MOTOROLA

11-1

OPERATING MODES

The MC68HC05BD3/MC68HC05BD5/

MC68HC705BD3

MCU has two modes of operation, the

User Mode and the Self-Check/

Bootstrap

Mode. Figure 11-1 shows the ﬂowchart of entry to these

two modes, and Table 11-1 shows operating mode selection.

Figure 11-1 Flowchart of Mode Entering

PB5 = VDD ?

RESET

IRQ

SELF-CHECK/

MODE

USER MODE

(NORMAL MODE)

BOOTSTRAP

Self-check mode is for MC68HC05BD3/BD5

Bootstrap mode is for MC68HC705BD3

Note:

TPG

MOTOROLA

11-2 MC68HC05BD3OPERATING MODES

11.1 User Mode (Normal Operation)

The normal operating mode of the MC68HC05BD3/MC68HC05BD5/

MC68HC705BD3

is the user

mode. The user mode will be entered if the RESET line is brought low, and the IRQ pin is within

its normal operational range (VSS to VDD), the rising edge of the RESET will cause the MCU to

enter the user mode.

11.2 Self-Check Mode

The self-check mode is provided on the MC68HC05BD3 and MC68HC05BD5 for the user to

check device functions with an on-chip self-check program masked at location $3F00 to $3FDF

under minimum hardware support. The hardware is shown in Figure 11-3. Figure 11-2 is the

criteria to enter self-check mode, where PB5’s condition is latched within ﬁrst two clock cycles after

the rising edge of the reset. PB5 can then be used for other purposes. After entering the self-check

mode, CPU branches to the self-check program and carries out the self-check. Self-check is a

repetitive test, i.e. if all par ts are checked to be good, the CPU will repeat the self-check again.

Theref ore , the LEDs attached to Port B will be ﬂashing if the device is good; else the combination

of LEDs’ on-off pattern can show what par t of the device is suspected to be bad. Table 11-2 lists

the LEDs’ on-off patterns and their corresponding indications.

Table 11-1 Mode Selection

RESET IRQ PB5 MODE

VSS to VDD VSS to VDD USER

+9V Rising Edge* VDD SELF-CHECK/

BOOTSTRAP

* Minimum hold time should be 2 clock cycles, after that it can be used as a normal IRQ

function pin.

Figure 11-2 Self-Check Mode Timing

5V 9V

PB5

IRQ

RESET

+5V

+9V

TPG

MC68HC05BD3 MOTOROLA

11-3

OPERATING MODES

Figure 11-3 MC68HC05BD3 Self-Test Circuit

MC68HC05BD3

+5V

RESET

IRQ

+5V

VSS

PC0/PWM8

PC1/PWM9

PC2/PWM10

PC3/PWM11

PC4/PWM12

PC5/PWM13

PC6/PWM14/VTTL

PC7/PWM15/HTTL

PWM0

PWM1

PWM2

PWM3

PWM4

PWM5

PWM6

PWM7

PB0

PB1

PB2

PB3

PB4 VDD

VSYNC

HSYNC

8 x 4K7

PD0/SDA

PD1/SCL

47µ0.1µ

+5V

PA0

PA1

PA2

PA3

PA4

PA5

PA6

PA7

PB5

2.2µ

10K

RESET

+5V

1N4148

20p

4MHz

20p

+9V

10K

2N3904

10K

3 x 4K7

8 x 100

XTAL

EXTAL

+5V

TPG

MOTOROLA

11-4 MC68HC05BD3OPERATING MODES

11.3 Bootstrap Mode

The bootstrap mode is provided in the EPROM part (MC68HC705BD3) as a mean of

self-programming its EPROM with minimal circuitr y. It is entered on the rising edge of RESET if

IRQ pin is at 1.8V

and PB5 is at logic one. RESET m ust be held lo w for 4064 cycles after POR

(power-on reset) or for a time t

for any other reset. The user EPROM consists of 7.75K-bytes,

from location $2000 to $3EFF.

Refer to Section 15 for further details on MC68HC705BD3.

Table 11-2 Self-Check Report

PB3 PB1 PB0 REMARKS

Flashing O.K. (self-check is on-going)

1 1 0 Bad I/O

1 0 1 BAD RAM

1 0 0 BAD ROM

0 1 1 BAD IRQ

1=LED off, 0=LED on

TPG

MC68HC05BD3 MOTOROLA

12-1

ELECTRICAL SPECIFICATIONS

This section contains the electrical speciﬁcations for MC68HC05BD3.

12.1 Maximum Ratings

This device contains circuitry to protect the inputs against damage due to high static voltages or

electric ﬁelds. How ever, it is advised that normal precautions should be taken to a void application

of any voltage higher than the maximum rated voltages to this high impedance circuit. For proper

operation it is recommended that Vin and V out be constrained to the r ange V SS≤(Vin or Vout)≤VDD.

Reliability of operation is enhanced if unused inputs are connected to an appropriate logic v oltage

level (e.g. either VSS or VDD).

12.2 Thermal Characteristics

(Voltages referenced to VSS)

RATINGS SYMBOL VALUE UNIT

Supply Voltage VDD –0.3 to +7.0 V

Input Voltage Vin VSS–0.3 to VDD+0.3 V

IRQ Vin VSS–0.3 to 2xVDD+0.3 V

Current Drain per pin excluding VDD and VSS ID25 mA

Operating Temperature TA0 to 70 °C

Storage Temperature Range Tstg –65 to +150 °C

CHARACTERISTICS SYMBOL VALUE UNIT

Thermal resistance

- Plastic 40-pin DIP package

- Plastic 42-pin SDIP package θJA

θJA

60 °C/W

°C/W

TPG

MOTOROLA

12-2 MC68HC05BD3ELECTRICAL SPECIFICATIONS

12.3 DC Electrical Characteristics

Table 12-1 DC Electrical Characteristics for MC68HC05BD3

(VDD=5.0Vdc ±10%, VSS=0Vdc, temperature range=0 to 70°C)

CHARACTERISTICS SYMBOL MINIMUM TYPICAL MAXIMUM UNIT

Output voltage

ILOAD = –10µA

ILOAD = +10µA

VOH

VOL

VDD-0.1

–

0.1

Output high voltage (ILOAD=–5mA)

PA0-PA7, PB0-PB1, PC6-PC7, PD0-PD1 VOH VDD-0.8 – – V

Output low voltage (ILOAD=+5mA)

PA0-PA7, PB0-PB5, PC0-PC7, PD0-PD1,

PWM0-PWM7

VOL – – 0.4 V

Input high voltage

PA0-PA7, PB0-PB5, PC0-PC7, PD0-PD1,

IRQ, RESET, EXTAL

VSYNC, HSYNC (TTL level)

VIH 0.7xVDD

2.0

–

VDD

Input low voltage

PA0-PA7, PB0-PB5, PC0-PC7, PD0-PD1,

IRQ, RESET, EXTAL

VSYNC, HSYNC (TTL level)

VIL VSS

VSS

–

–0.2xVDD

0.8

Supply current:

Run

Wait

IDD –

–

4.5

0.73

I/O ports high-Z leakage current

PA0-PA7, PB0-PB5, PC0-PC7, PD0-PD1,

PWM0-PWM7

IIL ––±10 µA

Input current

IRQ, RESET, EXTAL, VSYNC, HSYNC IIN ––1µA

Capacitance

ports (as input or output), RESET, IRQ,

EXTAL, XTAL, HSYNC, VSYNC

COUT

CIN

–

Notes:

(1) All values shown reﬂect average measurements.

(2) Typical values at midpoint of voltage range, 25°C only.

(3) Wait IDD: only timer system and SSP is active.

(4) Run (operating) IDD, Wait IDD: measured using external square wave clock source to EXTAL (fOSC=4.2MHz),

all inputs 0.2 Vdc from rail; no dc loads, less than 50pF on all outputs, CL=20pF on EXTAL.

(5) Wait IDD: all ports conﬁgured as inputs, VIL=0.2 Vdc, VIH=VDD – 0.2 Vdc.

(6) Wait IDD is affected linearly by the EXTAL capacitance.

TPG

MC68HC05BD3 MOTOROLA

12-3

ELECTRICAL SPECIFICATIONS

12.4 Control Timing

Table 12-2 Control Timing

(VDD=5.0Vdc ±10%, VSS=0Vdc, temperature range=0 to 70°C)

CHARACTERISTICS SYMBOL MINIMUM MAXIMUM UNIT

Frequency of operation

Crystal option

External clock option

fOSC –

4.2

MHz

Internal operating frequency (fOSC/2)

Crystal

External clock

fOP

–

2.1

MHz

Processor cycle time tCYC 480 – ns

Crystal oscillator start-up time tOXOV – 100 ms

External RESET pulse width tRL 1.5 – tCYC

Watchdog RESET output pulse width tDOGL 1.5 – tCYC

Watchdog time-out tDOG 114688 917504 tCYC

Interrupt pulse width (edge-triggered) tILIH 125 – ns

Interrupt pulse period tILIL –(1) –t

CYC

EXTAL pulse width tOH, tOL 100 – tCYC

Notes:

(1) The minimum period tILIL should not be less than the number of cycles it takes to execute the

interrupt service routine plus 21 tCYC.

TPG

MOTOROLA

12-4 MC68HC05BD3ELECTRICAL SPECIFICATIONS

12.5 M-Bus Timing

Table 12-3 M-Bus Interface Input Signal Timing

(VDD=5.0Vdc ±10%, VSS=0Vdc, temperature range=0 to 70°C)

PARAMETER SYMBOL MINIMUM MAXIMUM UNIT

START condition hold time tHD.STA 2–t

CYC

Clock low period tLOW 4.7 – tCYC

Clock high period tHIGH 4–t

CYC

Data set-up time tSU.DAT 250 – ns

Data hold time tHD.DAT 0–t

CYC

START condition set-up time

(for repeated START condition only) tSU.STA 2–t

CYC

STOP condition set-up time tSU.STO 2–t

CYC

Table 12-4 M-Bus Interface Output Signal Timing

(VDD=5.0Vdc ±10%, VSS=0Vdc, temperature range=0 to 70°C)

PARAMETER SYMBOL MINIMUM MAXIMUM UNIT

START condition hold time tHD.STA 8–t

CYC

Clock low period tLOW 11 – tCYC

Clock high period tHIGH 11 – tCYC

SDA/SCL rise time (see note 1) tR–1µs

SDA/SCL fall time (see note 1) tF– 300 ns

Data set-up time tSU.DAT tLOW – tCYC –ns

Data hold time tHD.DAT 1–t

CYC

START condition set-up time

(for repeated START condition only) tSU.STA 10 – tCYC

STOP condition set-up time tSU.STO 10 – tCYC

Note:

1. With 200pF loading on the SDA/SCL pins

Figure 12-1 M-Bus Timing

SDA

SCL

tHIGH

tHD.STA tLOW tSU.DAT tHD.DAT tSU.STA tSU.STO

TPG

MC68HC05BD3 MOTOROLA

12-5

ELECTRICAL SPECIFICATIONS

12.6 Sync Signal Processor Timing

Table 12-5 Sync Signal Processor Timing

(VDD=5.0Vdc ±10%, VSS=0Vdc, temperature range=0 to 70°C)

PARAMETER SYMBOL MINIMUM MAXIMUM UNIT

VSYNC input sync pulse tVI.SP 1t

CYC

HSYNC input sync pulse

(except for composite sync input) tHI.SP 1t

CYC

VTTL output sync pulse width for separate sync input tVO.SP same as input

VTTL output sync pulse width for composite sync input tVO.CO input + 9.5µs input + 10µs

HTTL output sync pulse width tHO same as input

Free-running VTTL output sync pulse (SOUT clear) tFVO.SP 128 tCYC

Free-running VTTL output period (SOUT clear) tFVO 31488 tCYC

Free-running HTTL output sync pulse (SOUT clear) tFHO.SP 4t

CYC

Free-running HTTL output period (SOUT clear) tFHO 41/32 tCYC

Inserted HTTL sync pulse (INSRT cleared) tIHI.SP 4t

CYC

Inserted HTTL period error (INSRT cleared) tIHI.ER –1t

CYC

VSYNC to VTTL delay (8pF loading) tVDD 30 40 ns

HSYNC to HTTL delay (8pF loading) tHHD 30 40 ns

HSYNC to VTTL delay (composite sync) tHVD 30 40 ns

TPG

MOTOROLA

12-6 MC68HC05BD3ELECTRICAL SPECIFICATIONS

THIS PAGE LEFT BLANK INTENTIONALLY

TPG

MC68HC05BD3 MOTOROLA

13-1

MECHANICAL SPECIFICATIONS

This section provides the mechanical dimension f or the 42-pin SDIP and 40-pin DIP pac kages f or

the MC68HC05BD3.

13.1 42-Pin SDIP Package (Case 858-01)

13.2 40-Pin DIP Package (Case 711-03)















°

















°

















°

















°



-B-

-A-

D 42 PL

J 42 PL M

  

 



























    

    

    

  ! 

   ! 



! 

     !   

% 

 !   

    ! !   #

 

        ! "  

  $"     

121

42 22





-T-

  

 











































°



















°



















°



















°



  

  

  

  

! 

  ! !     

 #!  %%  ! $"

! !  ! ! !

   !

    ! !    #

 

      ! "   

120

40 21





HGFD

TPG

MOTOROLA

13-2 MC68HC05BD3MECHANICAL SPECIFICATIONS

THIS PAGE LEFT BLANK INTENTIONALLY

TPG

MC68HC05BD3 MOTOROLA

14-1

MC68HC705BD3

The MC68HC705BD3 is functionally equivalent to MC68HC05BD3, but with increased RAM size

to 256 bytes and the user ROM is replaced by an 7.75K-bytes user EPROM (located from $2000

to $3EFF). The entire MC68HC05BD3 data sheet applies to the MC68HC705BD3, with

exceptions outlined in the section.

14.1 Features

• Functionally equivalent to MC68HC05BD3

• 256 bytes on-chip RAM

• 7.75K-bytes user EPROM

14.2 Memory Map

Figure 14-1 shows the memory map for the MC68HC705BD3.

14.3 EPROM Programming

The following programming boards are available from Motorola for programming the on-chip

EPROM in the MC68HC705BD3.

Table 14-1 MC68HC705BD3 Programming Boards

Platform board Adapter

For programming a single device at a time: M68HC705UPGMR +M68UPA05BD3P40 for 40-pin PDIP

For programming up to 10 devices at a time: M68HC705UGANG M68UPA05BD3B42 for 42-pin SDIP

TPG

MOTOROLA

14-2 MC68HC05BD3MC68HC705BD3

Unused

Port A Data Register $00

Port B Data Register $01

Port C Data Register $02

Port D Data Register $03

Port A Data Direction Register $04

Port B Data Direction Register $05

Port C Data Direction Register $06

Port D Data Direction Register $07

MFT Control and Status Register $08

MFT Timer Counter Register $09

Conﬁguration Register 1 $0A

Conﬁguration Register 2 $0B

$0C

$0D

$0E

$0F

$10

$11

Unused $12

Unused $13

Unused $14

Unused $15

Unused $16

MBUS Address Register $17

MBUS Frequency Divider Register $18

MBUS Control Register $19

MBUS Status Register $1A

MBUS Data Register $1B

$1C

Programming Control Register $1D

HSYNC Period Width Register $1E

Reserved $1F

SSP Control and Status Register

Vertical Frequency High Register

Vertical Frequency Low Register

Line Frequency High Register

Line Frequency Low Register

Sync Signal Control Register

Reserved$3FF0

Reserved$3FF2

MFT

$3FF4

MBUS

$3FF6

SSP

$3FF8

IRQ

$3FFA

SWI

$3FFC

RESET

$3FFE

$20

$21

PWM2 $22

PWM3 $23

PWM4 $24

PWM5 $25

PWM6 $26

PWM7 $27

PWM8 $28

PWM9 $29

PWM10 $2A

PWM11 $2B

PWM12 $2C

PWM13 $2D

PWM14 $2E

PWM15 $2F

PWM0

PWM1

Unused

$0000 I/O

48 Bytes

Bootstrap

16 Bytes

User Vectors

16 Bytes

Vectors

Unused

User RAM

256 Bytes

Unused

User EPROM

7936 Bytes

Stack

64 Bytes

$002F

$0080

$0180

$1FFF

$2000

$3F00

$3FDF

$3FE0

$3FEF

$3FF0

$3FFF

$3EFF

MC68HC705BD3

$00FF

$00C0

$0030

$007F

$017F

Bootstrap ROM

480 Bytes

Unused

$1FE0

$1FDF

$1E00

$1DFF

TPG

100

MC68HC05BD3 MOTOROLA

14-3

MC68HC705BD3

14.3.1 Programming Control Register (PCR)

The EPROM Prog ramming Control register controls the actual programming of the EPR OM in the

MC68HC705BD3.

ELAT - EPROM Latch Control

1 (set) – EPROM address and data bus conﬁgured for programming (writes to

EPROM cause address data to be latched). EPROM is in

programming mode and cannot be read if ELAT is 1. This bit is not

able be set when no VPP voltage is applied to the VPP pin.

0 (clear) – EPROM address and data bus conﬁgured for normal reads.

PGM - EPROM Program Command

1 (set) – Programming power switched on to EPROM array. If ELAT≠1 then

PGM=0.

0 (clear) – Programming power switched off to EPROM array.

14.3.2 EPROM Programming Sequence

Programming the EPROM of the MC68HC705BD3 is as follows:

1) Set the ELAT bit.

2) Write the data to be programmed to the address to be programmed.

3) Set the PGM bit.

4) Delay for the appropriate amount of time.

5) Clear the PGM and the ELAT bits.

The last action may be carr ied out in a single CPU write operation. It is important to remember

that an external programming voltage must be applied to the VPP pin while programming, but

should be equal to VDD during normal operation.

Example shows address $2000 is programmed with $00.

CLR PCR ;reset PCR

LDX #$00 ;load index register with 00

BSET 1,PCR ;set ELAT bit

LDA #$00 ;load data=00 in to A

STA $2000,X ;latch data and address

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 State

on reset

$001D ELAT PGM ---- --00

TPG

101

MOTOROLA

14-4 MC68HC05BD3MC68HC705BD3

BSET 0,PCR ;program

JSR DELAY ;call delay subroutine

CLR PCR ;reset PCR

14.4 DC Electrical Characteristics

Table 14-2 DC Electrical Characteristics for MC68HC705BD3

(VDD=5.0Vdc ±10%, VSS=0Vdc, temperature range=0 to 70°C)

CHARACTERISTICS SYMBOL MINIMUM TYPICAL MAXIMUM UNIT

Output voltage

ILOAD = –10µA

ILOAD = +10µA

VOH

VOL

VDD-0.1

–

0.1

Output high voltage (ILOAD=–5mA)

PA0-PA7, PB0-PB1, PC6-PC7, PD0-PD1 VOH VDD-0.8 – – V

Output low voltage (ILOAD=+5mA)

PA0-PA7, PB0-PB5, PC0-PC7, PD0-PD1,

PWM0-PWM7

VOL – – 0.4 V

Input high voltage

PA0-PA7, PB0-PB5, PC0-PC7, PD0-PD1,

IRQ, RESET, EXTAL

VSYNC, HSYNC (TTL level)

VIH 0.7xVDD

2.0

–

VDD

Input low voltage

PA0-PA7, PB0-PB5, PC0-PC7, PD0-PD1,

IRQ, RESET, EXTAL

VSYNC, HSYNC (TTL level)

VIL VSS

VSS

–

–0.2xVDD

0.8

Supply current:

Run

Wait

IDD –

–

I/O ports high-Z leakage current

PA0-PA7, PB0-PB5, PC0-PC7, PD0-PD1,

PWM0-PWM7

IIL ––±10 µA

Input current

IRQ, RESET, EXTAL, VSYNC, HSYNC IIN ––1µA

Capacitance

ports (as input or output), RESET, IRQ,

EXTAL, XTAL, HSYNC, VSYNC

COUT

CIN

–

Notes:

(1) All values shown reﬂect average measurements.

(2) Typical values at midpoint of voltage range, 25°C only.

(3) Wait IDD: only timer system and SSP is active.

(4) Run (operating) IDD, Wait IDD: measured using external square wave clock source to EXTAL (fOSC=4.2MHz),

all inputs 0.2 Vdc from rail; no dc loads, less than 50pF on all outputs, CL=20pF on EXTAL.

(5) Wait IDD: all ports conﬁgured as inputs, VIL=0.2 Vdc, VIH=VDD – 0.2 Vdc.

(6) Wait IDD is affected linearly by the EXTAL capacitance.

TPG

102

MC68HC05BD3 MOTOROLA

15-1

MC68HC05BD5 15

MC68HC05BD5

The MC68HC05BD5 is functionally equivalent to MC68HC05BD3, b ut with increased RAM size of

256 bytes and ROM size of 7.75K-bytes. The entire MC68HC05BD3 data sheet applies to the

MC68HC05BD5, with exceptions outlined in the section.

15.1 Features

• Functionally equivalent to MC68HC05BD3

• 256 bytes on-chip RAM

• 7.75K-bytes user ROM

15.2 Memory Map

Figure 15-1 shows the memory map for the MC68HC05BD5.

TPG

103

MOTOROLA

15-2 MC68HC05BD3MC68HC05BD5

Unused

Port A Data Register $00

Port B Data Register $01

Port C Data Register $02

Port D Data Register $03

Port A Data Direction Register $04

Port B Data Direction Register $05

Port C Data Direction Register $06

Port D Data Direction Register $07

MFT Control and Status Register $08

MFT Timer Counter Register $09

Conﬁguration Register 1 $0A

Conﬁguration Register 2 $0B

$0C

$0D

$0E

$0F

$10

$11

Unused $12

Unused $13

Unused $14

Unused $15

Unused $16

MBUS Address Register $17

MBUS Frequency Divider Register $18

MBUS Control Register $19

MBUS Status Register $1A

MBUS Data Register $1B

$1C

Reserved $1D

HSYNC Period Width Register $1E

Reserved $1F

SSP Control and Status Register

Vertical Frequency High Register

Vertical Frequency Low Register

Line Frequency High Register

Line Frequency Low Register

Sync Signal Control Register

Reserved$3FF0

Reserved$3FF2

MFT

$3FF4

MBUS

$3FF6

SSP

$3FF8

IRQ

$3FFA

SWI

$3FFC

RESET

$3FFE

$20

$21

PWM2 $22

PWM3 $23

PWM4 $24

PWM5 $25

PWM6 $26

PWM7 $27

PWM8 $28

PWM9 $29

PWM10 $2A

PWM11 $2B

PWM12 $2C

PWM13 $2D

PWM14 $2E

PWM15 $2F

PWM0

PWM1

Self-Check

224 Bytes

Program

$0000 I/O

48 Bytes

Self-Check

16 Bytes

User Vectors

16 Bytes

Vectors

Unused

User RAM

256 Bytes

Unused

User ROM

7936 Bytes

Stack

64 Bytes

$002F

$0080

$0180

$1FFF

$2000

$3F00

$3FDF

$3FE0

$3FEF

$3FF0

$3FFF

$3EFF

MC68HC05BD5

$00FF

$00C0

$0030

$007F

$017F

TPG

104

MC68HC05BD3 MOTOROLA

15-3

MC68HC05BD5 15

15.3 DC Electrical Characteristics

Table 15-1 DC Electrical Characteristics for MC68HC05BD5

(VDD=5.0Vdc ±10%, VSS=0Vdc, temperature range=0 to 70°C)

CHARACTERISTICS SYMBOL MINIMUM TYPICAL MAXIMUM UNIT

Output voltage

ILOAD = –10µA

ILOAD = +10µA

VOH

VOL

VDD-0.1

–

0.1

Output high voltage (ILOAD=–5mA)

PA0-PA7, PB0-PB1, PC6-PC7, PD0-PD1 VOH VDD-0.8 – – V

Output low voltage (ILOAD=+5mA)

PA0-PA7, PB0-PB5, PC0-PC7, PD0-PD1,

PWM0-PWM7

VOL – – 0.4 V

Input high voltage

PA0-PA7, PB0-PB5, PC0-PC7, PD0-PD1,

IRQ, RESET, EXTAL

VSYNC, HSYNC (TTL level)

VIH 0.7xVDD

2.0

–

VDD

Input low voltage

PA0-PA7, PB0-PB5, PC0-PC7, PD0-PD1,

IRQ, RESET, EXTAL

VSYNC, HSYNC (TTL level)

VIL VSS

VSS

–

–0.2xVDD

0.8

Supply current:

Run

Wait

IDD –

–

1.3

I/O ports high-Z leakage current

PA0-PA7, PB0-PB5, PC0-PC7, PD0-PD1,

PWM0-PWM7

IIL ––±10 µA

Input current

IRQ, RESET, EXTAL, VSYNC, HSYNC IIN ––1µA

Capacitance

ports (as input or output), RESET, IRQ,

EXTAL, XTAL, HSYNC, VSYNC

COUT

CIN

–

Notes:

(1) All values shown reﬂect average measurements.

(2) Typical values at midpoint of voltage range, 25°C only.

(3) Wait IDD: only timer system and SSP is active.

(4) Run (operating) IDD, Wait IDD: measured using external square wave clock source to EXTAL (fOSC=4.2MHz),

all inputs 0.2 Vdc from rail; no dc loads, less than 50pF on all outputs, CL=20pF on EXTAL.

(5) Wait IDD: all ports conﬁgured as inputs, VIL=0.2 Vdc, VIH=VDD – 0.2 Vdc.

(6) Wait IDD is affected linearly by the EXTAL capacitance.

TPG

105

MOTOROLA

15-4 MC68HC05BD3MC68HC05BD5

THIS PAGE LEFT BLANK INTENTIONALLY

TPG

106

TPG

107

GENERAL DESCRIPTION

PIN DESCRIPTION AND I/O PORTS

MEMORY AND REGISTERS

RESETS AND INTERRUPTS

MULTI-FUNCTION TIMER

PULSE WIDTH MODULATION

M-BUS SERIAL INTERFACE

SYNC SIGNAL PROCESSOR

CPU CORE AND INSTRUCTION SET

LOW POWER MODES

OPERATING MODES

ELECTRICAL SPECIFICATIONS

MECHANICAL SPECIFICATIONS

MC68HC705BD3

MC68HC05BD5

GENERAL DESCRIPTION

PIN DESCRIPTION AND I/O PORTS

MEMORY AND REGISTERS

RESETS AND INTERRUPTS

MULTI-FUNCTION TIMER

PULSE WIDTH MODULATION

M-BUS SERIAL INTERFACE

SYNC SIGNAL PROCESSOR

CPU CORE AND INSTRUCTION SET

LOW POWER MODES

OPERATING MODES

ELECTRICAL SPECIFICATIONS

MECHANICAL SPECIFICATIONS

MC68HC705BD3

MC68HC05BD5 TPG

108

15 !MOTOROLA MC68HC05BD3D/H

How to reach us:

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244-6609

INTERNET: http://Design-NET.com

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center,

3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road,

Tai Po, N.T., Hong Kong. 852-26629298