AS13986
Dual Low-Noise, Low-Dropout Voltage Regulator
www.austriamicrosystems.com Revision 1.02 1 - 13
Datasheet
1 General Description
The AS13986 dual low-dropout regulator provides up to
150mA at each output using a 2.5 to 5.5V input voltage.
The ultra-low drop-out voltage, low quiescent current,
and low noise make the AS13986 perfect for low-power ,
battery-operated applications.
Regulator ground current increases only slightly in drop-
out, extending the battery life in low-power applications.
The device features excellent power supply reje ction
(55dB @ 1kHz and 50dB at 10kHz). The high power
supply rejection is maintained down to low input voltage
levels used in battery operated devices.
Integrated shutdown logic control function is available
for each output. In cases where the device is used as a
local regulator it is possible to switch some of the cir-
cuitry into standby mode, thus decreasing total power
consumption.
The AS13986 was specifically designed to work with
low-ESR ceramic capacitors.
The AS13986 is availa ble in a 8-pin WLP package.
Figure 1. AS13986 - Block Diagram
2 Key Features
! Input Voltage: 2.5 to 5.5V
! Dual Output Voltages: 1.2 to 5.0V (in 50mV Steps)
! Ultra-Low Dropout Voltage: 45mV @ 150mA Load,
0.3mV @ 1mA Load
! Very Low Quiescent Current: 135µA @ No Load,
255µA @ 150mA Load, 2µA In Off Mode
! Guaranteed Output Current up to 150mA
! Fast Turn-On Time: 160µs (COUT = 1µF,
CBYPASS = 10nF, IOUT = 1mA)
! Logic-Controlle d Shutdown
! Up to 1.5% Output Voltage Accuracy
! Integrated Current-Limit and Thermal Overload
Protection
! Output Low-Noise Voltage: 30µVRMS (10Hz to
100kHz)
! Supply Voltage Rejection.: 55dB @ 1kHz,
50dB @ 10kHz
! Stable With Low-ESR Ceramic Capacitors
! Temperature Range: -40 to 125ºC
! 8-pin WLP Package
3 Applications
The device is ideal for powering cordless and mobil e
phones, MP3 players, CD and DVD players, PDAs,
handheld computers, digital cameras and any other
hand-held battery-powered device.
VREF
AS13986
Thermal
Protection
–
+
Fast
Turn On
Enable
+
–
A2
VIN
A3
VOUT1
B3
EN1
B1
EN2
C1
BYPASS
A1
VOUT2
C2, C3
GND
www.austriamicrosystems.com Revision 1.02 2 - 13
AS13986
Datasheet - Pin o u t
4 Pinout
Pin Assignments
Figure 2. Pin Assignments (Top View)
Pin Descriptions
Tabl e 1. Pin Descriptions
Pin Number Pin Name Description
A1 VOUT2 Regulated Output Voltage 2
B1 EN2
Output Voltage 2 Enable/Disable
VEN ≤ 0.4V: VOUT2 is disabled.
VEN ≥ 1.2V: VOUT2 is enabled.
Note: This pin must not float as it is not internally pulled-up or pulled-down.
C1 BYPASS Byp ass Pin. This pin should be connected to an external capacitor (10nF typ) to
minimize noise.
C2 GND Common Ground
C3 GND Common Ground
B3 EN1 Output Voltage 1 Enable/Disable
VEN ≤ 0.4V: VOUT1 is disabled.
VEN ≥ 1.2V: VOUT1 is enabled.
A3 VOUT1 Regulated Output Voltage 1
A2 VIN Input Voltage
AS13986
3
2
1
ACCB
www.austriamicrosystems.com Revision 1.02 3 - 13
AS13986
Datasheet - Ab so lu te Ma xi mu m R at in gs
5 Absolute Maximum Ratings
Stresses beyo n d th o se li sted in Table 2 may cause permanent damage to the device. These are stress ratings only,
and functional operation of the device at these or any other conditions beyond those indicated in Electri cal Chara cter-
istics on page 4 is not implied. Exposure to absolute maximum rating conditions for extend ed periods may affect
device reliability.
Table 2. Absolute Maximum Ratings
Parameter Min Max Units Comments
DC Input Vo ltage -0.3 7 V
DC Output Voltage -0.3 VIN +
0.3 V
ENABLE Input Voltage -0.3 VIN +
0.3 V
Output Curre n t Internally
limited
Power Dissipation Internally
limited
Storage Temperature Range -65 +150 ºC
Operating Junction
Temperature Range -40 +125 ºC
Thermal Resistance Junction
Ambient Temperature +120 ºC/W
Package Body Temperature +260 ºC
The reflow peak soldering temperature (body
temperature) specified is in accordance with
IPC/JEDEC J-STD-020C “Moisture/Reflow
Sensitivity Classification for Non-Hermetic Solid
State Surface Mount Devices”.
The lead finish for Pb-free leaded packages is
matte tin (100% Sn).
www.austriamicrosystems.com Revision 1.02 4 - 13
AS13986
Datasheet - Ele c t r i c a l C h a r a c t e r i s t i c s
6 Electrical Characteristics
T
AMB
= 25ºC, V
IN
= V
OUT(NOM)
+0.5V, C
OUT
= C
IN
= 1µF, C
BYPASS
= 10nF, I
OUT
= 1mA, V
EN
= 1.2V (unless othe rwis e spec -
ified)
Note: Exposing the WLP package to direct light could cause device malfunction.
Tabl e 3. Electrical Characteristics
Symbol Parameter Conditions Min Typ Max Unit
VIN Operating Input Voltage 2.5 5.5 V
ΔVOUT
Output Voltage T olerance
VOUT ≥ 3V IOUT = 1mA -1.5 1.5 % of
VOUT(N
OM)
TAMB = -40 to 125ºC -2.5 2.5
Output Voltage Tolerance
VOUT < 3V IOUT = 1mA -75 75 mV
TAMB = -40 to 125ºC -100 100
Line Regulation 1 VIN = (VOUT(NOM) + 0.5V) to 4.5V, VOUT < 3V -0.2 0.2 %/V
VIN = (VOUT(NOM) + 0.5V) to 5.5V, VOUT < 3V -0.35 0.35
Load Regulation 1 IOUT = 1 to 150mA 0.003 0.008 %/mA
Output AC Line
Regulation (Figure 3)VIN = VOUT(NOM) + 1V,
IOUT = 150mA, tR = tF = 30µs 1mVpp
IQ Quiescent Current
Both Outputs Enabled, VEN = 1.4V,
IOUT = 0mA 135
µA
Both Outputs Enabled, VEN = 1.4V,
IOUT = 0mA,TAMB = -40 to 125ºC 200
Both Outputs Enabled,
VEN = 1.4V, IOUT = 0 to 150mA 255
Both Outputs Enabled, VEN = 1.4V,
IOUT = 0mA to 150mA, TAMB = -40 to 125ºC 370 2
Both Outputs Disabled, VEN = 0.4V 0.001 2
Both Outputs Disabled,
VEN = 0.4V, TAMB = -40 to 125ºC 4
One Output Enabled, IOUT = 0mA 90
One Output Enabled, VEN = 1.4V, IOUT = 0mA,
TAMB = -40 to 125ºC 130
One Output Enabled, VEN = 1.4V,
IOUT = 0 to 150mA 100
One Output Enabled, VEN = 1.4V, IOUT = 0 to
150mA, TAMB = -40 to 125ºC 220 2
VLOAD Dropout Vo ltage 3
IOUT = 1mA 0.3
mV
IOUT = 1mA, TAMB = -40 to 125ºC 2 2
IOUT = 150mA 45
IOUT = 150mA, TAMB = -40 to 125ºC 100
SVR Supply Voltage Rejection
(Figure 4)
VIN = VOUT(NOM) + 0.25V, VRIPPLE = 0.1V,
IOUT = 50mA, f = 1kHz 55 dB
VIN = VOUT(NOM) + 0.25V, VRIPPLE = 0.1V,
IOUT = 50mA, f = 10kHz 50
ISC Short Circuit Current RLOAD = 0Ω500 mA
IOUT(PK) Peak Output Current VOUT ≥ VOUT(NOM) - 5% 300 480 mA
www.austriamicrosystems.com Revision 1.02 5 - 13
AS13986
Datasheet - Ele c t r i c a l C h a r a c t e r i s t i c s
Figure 3. AC Line Regulation Input Voltage Test Signal
Figure 4. SVR Input Voltage Test Signal
VEN Enable Input Logic Lo w VIN = 2.5V to 5.5V, TAMB = -40 to 125ºC 40.4 V
Enable Input Logic High 1.2
IEN Enable Input Current VEN = 0.4V, VIN = 5.5V ±10 2 nA
eN Output Noise Voltage BW = 10Hz to 100kHz, COUT = 1µF,
IOUT = 0mA 30 µVRMS
tON Turn On Time 5 CBYPASS = 10nF 160 250 µs
TSHDN Thermal Shutdown 4, 6 160 ºC
Recommended Output Capacitor
COUT Output Capacitor Capacitance 1
22 2 µF
ESR 0.005 5 Ω
1. Temperature variations are included within the output voltage accuracy. The line and load regulation tests will be
indirectly tested and covered by the total accuracy test.
2. Guaranteed by Design.
3. Dropout voltage is the input-to-output voltage difference at which the output voltage is 100mV below its nominal
value (does not apply to input voltages below 2.5V).
4. ENx must be driven with a tR = tF < 10ms.
5. Turn on time is time measured between the enable input just exceeding the VINH high value and the output volt-
age just reaching 95% of its nominal value. Maximum limit gua ranteed by design.
6. Ty pical thermal protection hysteresis is 20ºC.
Note: All limits are guaranteed. The parameters with min and max values are guaranteed with production tests or
SQC (Statistical Quality Control) methods.
Tabl e 3. Electrical Char acteristics (Continued)
Symbol Parameter Conditions Min Typ Max Unit
600mV
600µs 4.6ms
30µs
VIN =
VOUT(NOM) + 1V
30µs
VIN 100mV
VOUT(NOM) + 0.25V
www.austriamicrosystems.com Revision 1.02 6 - 13
AS13986
Datasheet - Ty p i c a l O p e r a t i n g C h a r a c t e r i s t i c s
7 Typical Operating Characteristics
TAMB = +25ºC (unless otherwise specified)
Figure 5. Output Voltage vs. Temperature; Figure 6. Output Voltage vs. Temperature;
VIN = 3.3V, VSHDN = 1.4V, IOUT = 0mA VIN = 3.3V, VSHDN = 1.4V, IOUT = 150mA
Figure 7. Load Regulation vs. Temperature; Figure 8. Line Regulation vs. Temperature;
VIN = 3.3V, VSHDN = 1.4V, IOUT = 1 to 150mA VIN = 3.3 to 4.5V, VSHDN =1.4V, IOUT =1mA
Figure 9. Quiescent Current vs. Temperature; Figure 10. Quiescent Current vs. Temperature;
VOUT = 2.8V, VIN = 3.3V, IOUT = 150mA, VSHDN = 1.4V VOUT = 2.8V, VIN = 3.3V, IOUT = 0mA, VSHDN = 1.4V
2.6
2.65
2.7
2.75
2.8
2.85
2.9
-50 -25 0 25 50 75 100 125 150
T emperature ( ° C)
O utput Voltage (V) .
2.6
2.65
2.7
2.75
2.8
2.85
2.9
-50 -25 0 25 50 75 100 125 150
Temper ature ( ° C)
Out put Voltage ( V ) .
VOUT1
VOUT2
VOUT1
VOUT2
0
0.05
0.1
0.15
0.2
0.25
0.3
-50 -25 0 25 50 75 100 125 150
Temperature (°C)
Line Regulat ion ( %/V) .
0
0.0005
0.001
0.0015
0.002
0.0025
0.003
0.0035
-50 -25 0 25 50 75 100 125 150
Temper atur e ( ° C)
Load Regulation (%/mA ) .
VOUT1
VOUT2
VOUT1
VOUT2
75
100
125
150
175
200
225
-50 -25 0 25 50 75 100 125 150
Temperature ( ° C)
Q uies c ent Cur r ent ( µ A) .
200
225
250
275
300
325
350
-50 -25 0 25 50 75 100 125 150
Temperature (° C)
Q uies c ent Current (µ A ) .
www.austriamicrosystems.com Revision 1.02 7 - 13
AS13986
Datasheet - Ty p i c a l O p e r a t i n g C h a r a c t e r i s t i c s
Figure 11. Line Transient Response; VIN = 3.8 to 4.4V,
Figure 12. Load Transient Responds; V
IN
= 3.3V,
I
OUT
= 150mA, C
IN
= C
OUT
= 1µF, V
OUT
= 2.8V C
BYPASS
= 10nF, C
IN
= C
OUT
= 1µF (Ceramic), t
R
= 20ns,
C
BYPASS
= 10nF, Rise Time/Fall Time = 1µs I
OUT
= 1mA, V
OUT
= 2.8V
Figure 13. Turn On Time; VIN = 3.3V,
Figure 14. Turn Off Time; V
IN
= 3.3V, C
BYPASS
= 10nF,
I
OUT
1 = I
OUT
2 =150mA, C
IN
= C
OUT
= 1µF, V
OUT
= 2.8V C
IN
= C
OUT
= 1µF (Ceramic), t
R
= 20ns,
C
BYPASS
= 10nF, Rise Time/Fall Time = 1µs I
OUT
= 1mA, V
OUT
= 2.8V
VOUT1
100µs/Div
10mV/Div 500mV/Div
VIN
IOUT1
100µs/Div
10mV/Div 1mV/Div
VOUT1
1mA/Div 10mV/Div
VOUT2
VIN
10mV/Div
VOUT2VOUT1
40µs/Div
1V/Div 2V/Div
VSHDN
4ms/Div
2V/Div
VOUT2
1V/Div 2V/Div 2V/Div
VOUT1 VSHDNVOUT2
www.austriamicrosystems.com Revision 1.02 8 - 13
AS13986
Datasheet - D et a i l e d De s c r i p t i o n
8 Detailed Description
Regulator On/Off Operation
The AS13986 outputs (VOUT1 and VOUT2) are enabled by pulling the corresponding ENx pin high (1.4V) and disabled
by pulling the ENx pin low (0V). For reliable operation, the signal source used to drive th e ENx input must be capable
of swinging above and below the specified turn-on/off voltage thresholds listed in Table 3 on page 4 (Enable Input
Logic Low and Enable Input Logic High parameters).
Note: Reliable enable/disable op eration of VOUT1 and VOUT2 is guaranteed by driving the ENx pins with tR and tF =
10ms.
Fast Turn-On Time
In normal operation, the AS13986 outputs are turned on when VREF reaches its regulated value (1.23V nominal). Turn-
on time is decreased by charging the ca pacitor at pin BYPASS with the internal 70µA current source. The current
source is turned off when the bandgap voltage reaches approximately 95 % of its regulated value.
Turn-on time is determined by the time constant of the bypass capacitor; smaller capacitor values decrease turn-on
time, although noise reduction decreases as well. Therefore, turn-o n time and noise reduction must be taken into con-
sideration when choosing the value of the bypass capacitor.
www.austriamicrosystems.com Revision 1.02 9 - 13
AS13986
Datasheet - App l i c a t i o n I n f o r m a t i o n
9 Application Information
Figure 15. Typical Application Diagram
Current Limit
The AS13986 features integrated short-circuit protection and a current limiting circuitry which controls the pass transis-
tor gate voltage, limiting output current to approximately 500mA.
Thermal Overload Protection
On-chip thermal overload protection limits total power dissipation in the AS13986. When the junction temperature (TJ)
exceeds +160ºC, the thermal sensor sends a signal to the shutdown logic, turning off the pass transistors and allowing
the device to cool down. The pass transistors will turn on again when the junction temperature cools by 20ºC (typ),
resulting in a pulsed output during continuous thermal overload con ditions.
Power Dissipation
Maximum power dissipation of the AS13986 depends on the thermal resistance of the case and PCB, the temperature
difference between the die junction and amb ient air, and the rate of air flow. The power dissipated by the AS13986 is
calculated as: PD = IO (VIN - VOUT) (EQ 1)
The maximum power dissipation is: PMAX = (TJ(MAX) - TAMB)/RTH (EQ 2)
Where:
TJ(MAX) = +125ºC
TAMB is the ambie nt temperature.
RTH is the thermal resistance.
AS13986
C3
GND
COUT2
1 to
22µF
C2
GND
CIN
1µF
CBYPASS
0.01µF
A2
VIN A3
VOUT1
B3
EN1
B1
EN2
C1
BYPASS
A1
VOUT2
+2.5 to
6V
COUT2
1 to
22µF
www.austriamicrosystems.com Revision 1.02 10 - 13
AS13986
Datasheet - App l i c a t i o n I n f o r m a t i o n
External Component Selection
Input Capacitor
A ceramic, tantalum, or film cap acitor of 1µF (typ) should be used between pin VIN and GND (the value of the capacitor
may be increased without limit). This capacitor must be located a distance of not more than 1cm from VIN, and returned
to a clean analog ground (see Figure 15).
Note: Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low impedance
source of power (like a battery or a very large capacitor). If a t ant alum cap acitor is used at the input, it must be
guaranteed by the manufacturer to have a surge current rating sufficient for the application. There are no
requirement s fo r the ESR on the in put cap acitor, but tolerance and temperature coefficient must be considered
when selecting the capacitor to ensure the capacitance will be approximately 1µF over the entire operating
temperature range.
Output Capacitor
The AS13986 was specifically designed to use very small ceramic output capacitors (temperature characteristics X7R,
X5R, Z5U or Y5V) in 1 to 22µF range (ESR of 0.005 to 5Ω). Tantalum or film capacitors can be used at the output,
however these types of capacitors require more PCB space and are more expensive than ceramic capacitors.
Note: The output capacitor must meet the minimum capacitance requirement and also have an ESR value which is
within a stable range.
Bypass Capacitor
Noise on both regulator outputs (VOUT1 and VOUT2) can be significantly reduced by connecting a 0.01µF capacitor
between pin BYPASS and GND (see Figure 15), with virtually no effect on the transient response of the AS13986.
Using a bypass capacitor will also prevent output overshoot during start up. This capacitor should be connected
directly to a high-impedance node in the band gap reference circuit. See also Fast Turn-On Time on page 8.
Note: Any significant loading on the high-impedance node will effe ct the regulated output voltage. For this reason,
DC leakage current through pin BYPASS must be kept as low as possible for best output voltage accuracy.
High-quality ceramic capacitors with NPO or COG dielectric are ideal as bypass capacitors as the y typi ca l ly ex hi b it
very low leakage current. Polypropylene and polycarbonate film capacitors are also a good choice as these capacitors
typically have extremely low leakage current and are available in sma ll surface-mount packages.
Layout and Grounding Considerations
Well designed PC board layout is essential for optimizing device performance. In additi on to providing electrical con-
nections, the AS13986 pins also channel heat away from the die.
! Wide circuit-board traces and large, solid copper polygons should be used to improve power dissipation.
! Multiple vias to buried ground pla nes should be used to further enhance thermal condu ctivity.
www.austriamicrosystems.com Revision 1.02 11 - 13
AS13986
Datasheet - Pa ck ag e D ra wi ng s a nd Mark in gs
10 Package Drawings and Markings
The device is available in an 8- pin WLP package.
Figure 16. 8-pin WLP Package
e
e
D1
f
f
eeff
E1
A1
A2
A
C
B
A
123
A
B
C
123
E
D
ob
Symbol Min Typ Max
A 0.570 0.600 0.630
A1 0.230 0.250 0.270
A2 0.340 0.350 0.360
b 0.301 0.311 0.321
D 1.550
D1 1
E 1.550
E1 1
e 0.5
f 0.275
www.austriamicrosystems.com Revision 1.02 12 - 13
AS13986
Datasheet - O r d e r i n g I n f o r m a t i o n
11 Ordering Information
The device is available as the standard products shown in Table 4.
Tabl e 4. Ordering Information
Ordering Code Markings Description Delivery Form Package
AS13986-2828-T ASKP Dual LDO 2.8V and 2.8V, 150mA Tape and Reel 8-pin WLP
AS13986-1833-T ASRL Dual LDO 1.8V and 3.3V, 150mA Tape and Reel 8-pin WLP
AS13986-xxyy-T1
1. xx is a placeholder for VOUT1, 1.2V to 5.0V (in 50mV Steps).
yy is a placeholder for VOUT2, 1.2V to 5.0V (in 50mV Steps).
Available upon request. For more information and inquiries contact http://www.austriamicrosystems.com/contact
Note: All products are RoHS compliant and Pb-free.
Buy our products or get free samples online at ICdirect: http://www.austriamicrosystems.com/ICdirect
For further information and requests, please contact us mailto:sales@austriamicrosystems.com
or find your local distributor at http://www.austriamicrosystems.com/distributor
Dual LDO, 150mA Tape and Reel 8-pin WLP
www.austriamicrosystems.com Revision 1.02 13 - 13
AS13986
Datasheet
Copyrights
Copyright © 1997-2009, austriamicrosystems AG, Tobelbaderstrasse 30, 8141 Unterpremstaetten, Austria-Europe.
Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged,
translated, stored, or used without the prior written consent of the copyright owner.
All products and companies mentioned are trademarks or registered trademarks of their respective companies.
Disclaimer
Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing
in its Term of Sale. austriamicrosystems AG makes no warranty, express, st atutory, implied, or by description regarding
the information set forth herein or regarding th e fre e dom of the described devi c es from patent infringement.
austriamicrosystems AG reserves the right to change specific ations and prices at any time and without notice.
Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for
current information. This product is intended for use in normal commercial applications. Applic ations requiring
extended temperature range, unusual environmental requirements, or high reliability applications, such as military,
medical life-support or life-sustaining equipment are specifically not recommended without additional processing by
austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show
deviations from the standard production flow, such as test flow or test location.
The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However,
austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to
personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, speci al, incidental or
consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the
technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of
austriamicrosystems AG rendering of technical or other services.
Cont act Information
Headquarters
austriamicrosystems AG
Tobelbaderstrasse 30
A-8141 Unterpremstaetten, Austria
Tel: +43 (0) 3136 50 0 0
Fax: +43 (0) 3136 525 01
For Sales Offices, Distributors and Representatives, please visit:
http://www.austriamicrosystems.com/contact
