RT9030
1
DS9030-03 April 2011 www.richtek.com
Applications
CDMA/GSM Cellular Handsets
Portable Information Appliances
Laptop, Palmtops, Notebook Computers
Hand-Held Instruments
Mini PCI & PCI-Express Cards
PCMCIA & New Cards
150mA, Low Input Voltage, Low Dropout, Low Noise Ultra-
Fast Without Bypass Capacitor CMOS LDO Regulator
Ordering Information
Marking Information
For marking information, contact our sales representative
directly or through a Richtek distributor located in your
area.
General Description
The RT9030 is a high-performance, 150mA LDO regulator,
offering extremely high PSRR and ultra-low dropout. Ideal
for portable RF and wireless applications with demanding
performance and space requirements.
The RT9030 quiescent current as low as 25μA, further
prolonging the battery life. The RT9030 also works with
low-ESR ceramic capacitors, reducing the amount of board
space necessary for power applications, critical in hand-
held wireless devices.
The RT9030 consumes typical 0.7μA in shutdown mode
and has fast turn-on time less than 40μs. The other features
include ultra-low dropout voltage, high output accuracy,
current limiting protection, and high ripple rejection ratio.
Available in the SC-70-5 and WDFN-6L 1.6x1.6 package.
Features
Wide Operating Voltage Ranges : 1.65V to 5.5V
Output Voltage Ranges : 1V to 3.3V
Low Dropout : 100mV at 150mA
Ultra-Low-Noise for RF Application
Ultra-Fast Response in Line/Load Transient
Current Limiting Protection
Thermal Shutdown Protection
High Power Supply Rejection Ratio
Only 1μμ
μμ
μF Output Capacitor Required for Stability
TTL-Logic-Controlled Shutdown Input
RoHS Compliant and Halogen Free
Note :
Richtek products are :
` RoHS compliant and compatible with the current require-
ments of IPC/JEDEC J-STD-020.
` Suitable for use in SnPb or Pb-free soldering processes.
Pin Configurations
(TOP VIEW)
WDFN-6L 1.6x1.6
SC-70-5
EN
NC
GND
NC
VOUTVIN
5
4
1
2
3
6
GND
7
VIN GND EN
VOUT NC
4
23
5
RT9030
Package Type
U5 : SC-70-5
QW : WDFN-6L 1.6x1.6 (W-Type)
Lead Plating System
G : Green (Halogen Free and Pb Free)
Fixed Output Voltage
10 : 1.0V
11 : 1.1V
:
32 : 3.2V
33 : 3.3V
1B : 1.25V
1H : 1.85V
2H : 2.85V
1K : 1.05V
-
RT9030
2
DS9030-03 April 2011www.richtek.com
Typical Application Circuit
Functional Pin Description
Pin Number Pin Name Pin Function
SC-70-5 WDFN-6L
1.6x1.6
5 4 VOUT Regulator Output.
4 2, 5 NC No Internal Connection.
2 6,
7 (Exposed Pad) GN D Ground. The exposed pad must be soldered to a large PCB and
connected to GND for maximum power dissipation.
3 1 EN
Enable Input Logic, Active High. When the EN pin is open it will be pulled
to low internally.
1 3 VIN Sup ply In put.
Function Block Diagram
VIN
GND
VOUT
RT9030
COUT
1µF/X7R
NC
EN
CIN
VIN VOUT
Chip Enable
1µF/X7R
+
-
POR
OTP
EN VIN
VOUT
GND
MOS
Driver
Current
Limit
VREF
1µA
RT9030
3
DS9030-03 April 2011 www.richtek.com
Absolute Maximum Ratings (Note 1)
Supply Input Voltage ------------------------------------------------------------------------------------------------------ 6V
EN Input Voltage ----------------------------------------------------------------------------------------------------------- 6V
Power Dissipation, PD @ TA = 25°C
SC-70-5 ---------------------------------------------------------------------------------------------------------------------- 0.3W
WDFN-6L 1.6x1.6 --------------------------------------------------------------------------------------------------------- 0.571W
Package Thermal Resistance (Note 2)
SC-70-5, θJA ---------------------------------------------------------------------------------------------------------------- 333°C/W
WDFN-6L 1.6x1.6, θJA ---------------------------------------------------------------------------------------------------- 175°C/W
Lead Temperature (Soldering, 10 sec.) ------------------------------------------------------------------------------- 260°C
Junction Temperature ----------------------------------------------------------------------------------------------------- 150°C
Storage Temperature Range -------------------------------------------------------------------------------------------- −65°C to 150°C
ESD Susceptibility (Note 3)
HBM -------------------------------------------------------------------------------------------------------------------------- 2kV
MM ---------------------------------------------------------------------------------------------------------------------------- 200V
Recommended Operating Conditions (Note 4)
Input Voltage Range ------------------------------------------------------------------------------------------------------ 1.65V to 5.5V
Junction Temperature Range -------------------------------------------------------------------------------------------- −40°C to 125°C
Ambient Temperature Range -------------------------------------------------------------------------------------------- −40°C to 85°C
Electrical Characteristics
Parameter Symbol Test Conditions Min Typ Max Unit
Output Noise Voltage VON I
OUT = 0mA -- 30 -- μVRMS
Output Voltage Accuracy
(Fixed Output Voltage) ΔVOUT I
OUT = 150mA −2 0 2 %
Quiescent Current (Note 5) IQ I
OUT = 0mA -- 25 50 μA
Shutdown Current ISHDN V
EN
= 0V -- 0.7 1.5 μA
Current Limit ILIM R
LOAD = 0Ω, 1.65V ≤ VIN < 5.5V 170 285 400 mA
VOUT = 1.7V to 2.4V,
IOUT = 150mA, 1.65V ≤ VIN ≤ 5.5V 50 -- 200
Dropout Voltage (Note 6) VDROP VOUT = 2.5V to 3.3V,
IOUT = 150mA, 1.65V ≤ VIN ≤ 5.5V 20 -- 150
mV
Load Regulation (Note 7)
(Fixed Output Voltage) ΔVLOAD 1mA < IOUT < 150mA
1.65V ≤ VIN ≤ 5.5V -- -- 1 %
Logic-Low Voltage VIL 0 -- 0.3
EN Threshold Logic-High Voltage VIH 1.6 -- 5.5
V
Enable Pin Current IEN -- 1 3 μA
f = 1kHz -- −67 --
f = 10kHz -- −55 --
Power Supply
Rejection Rate
f = 100kHz
PSRR
-- −40 --
dB
(VIN = VOUT + 0.5V, VEN = VIN, CIN = COUT = 1μF/X5R (Ceramic), TA = 25°C, unless otherwise specified)
To be continued
RT9030
4
DS9030-03 April 2011www.richtek.com
Note 1. Stresses listed as the above “Absolute Maximum Ratings” may cause permanent damage to the device. These are for
stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational
sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may
remain possibility to affect device reliability.
Note 2. θJA is measured in the natural convection at TA = 25°C on a low effective thermal conductivity single layer test board of
JEDEC 51-3 thermal measurement standard.
Note 3. Devices are ESD sensitive. Handling precaution is recommended.
Note 4. The device is not guaranteed to function outside its operating conditions.
Note 5. Quiescent, or ground current, is the difference between input and output currents. It is defined by IQ = IIN - IOUT under no
load condition (IOUT = 0mA). The total current drawn from the supply is the sum of the load current plus the ground pin
current.
Note 6. The dropout voltage is defined as VIN -VOUT, which is measured when VOUT is VOUT(NORMAL) - 100mV.
Note 7. Regulation is measured at constant junction temperature by using a 2ms current pulse. Devices are tested for load
regulation in the load range from 10mA to 120mA.
Parameter Symbol Test Conditions Min Typ Max Unit
Line Regulation ΔVLINE VIN = (VOUT + 0.5) to 5.5V,
IOUT = 1mA to 150mA -- 0.01 0.2 %/V
Thermal Shutdown Temperature TSD -- 150 --
Thermal Shutdown Hysteresis ΔTSD -- 20 --
°C
RT9030
5
DS9030-03 April 2011 www.richtek.com
RT9030-17GU5, VIN = 3.3V, ILOAD = 50mA
Power Off from EN
Time (50μs/Div)
VOUT
(500mV/Div)
VEN
(5V/Div)
Quiescent Current vs. Temperature
15
17
19
21
23
25
27
29
31
-40 -25 -10 5 20 35 50 65 80 95 110 125
Temperature
Quiescent Current (uA)
(°C)
RT9030-10GU5, VIN = 1.65V
RT9030-17GU5, VIN = 3.3V
RT9030-33GU5, VIN = 4.2V
Output Voltage vs. Te m pe rature
1.50
1.55
1.60
1.65
1.70
1.75
1.80
-40 -25 -10 5 20 35 50 65 80 95 110 125
Temperature
Output Voltage (V)
(°C)
RT9030-17GU5, VIN = 3.3V, VOUT = 1.7V
Typical Operating Characteristics
Dropout Voltage vs . Loa d Current
0.00
0.02
0.04
0.06
0.08
0.10
0.12
0.14
0.16
0.18
0 25 50 75 100 125 150
Load Current (mA)
Dropout Voltage (V)
125°C
25°C
-40°C
RT9030-17GU5
Dropout Voltage vs. Load Current
0.00
0.02
0.04
0.06
0.08
0.10
0.12
0 25 50 75 100 125 150
Load Current (mA)
Dropout Voltage (V)
25°C
-40°C
RT9030-33GU5
125°C
RT9030-17GU5, VIN = 3.3V, ILOAD = 50mA
Power On from EN
Time (10μs/Div)
VOUT
(500mV/Div)
VEN
(5V/Div)
RT9030
6
DS9030-03 April 2011www.richtek.com
PSRR
-80
-70
-60
-50
-40
-30
-20
-10
0
10
20
30
10 100 1000 10000 100000 1000000
Frequency (Hz)
PSRR (dB)
RT9030-17GU5, VIN = 3.3V ±50mV
IOUT = 10mA
IOUT = 50mA
IOUT = 120mA
Noise
Time (10ms/Div)
VOUT
(100uV/Div)
RT9030-17GU5, VIN = 4.5V (Battery), ILOAD = 50mA
Load Transient Response
Time (100μs/Div)
VOUT
(50mV/Div)
RT9030-17GU5, VIN = 3V, ILOAD = 1mA to 120mA
IOUT
(50mA/Div)
Load Transient Response
Time (100μs/Div)
VOUT
(50mV/Div)
RT9030-17GU5, VIN = 3V, ILOAD = 1mA to 50mA
IOUT
(50mA/Div)
Line Transient Response
VIN
(V)
Time (100μs/Div)
4.5
3.5
VOUT
(10mV/Div)
RT9030-17GU5, VIN = 3.5V to 4.5V, ILOAD = 10mA
Line Transient Response
VIN
(V)
Time (100μs/Div)
4.5
3.5
VOUT
(10mV/Div)
RT9030-17GU5, VIN = 3.5V to 4.5V, ILOAD = 100mA
RT9030
7
DS9030-03 April 2011 www.richtek.com
Applications Information
Capacitor Selection
In order to confirm the regulator stability and performance,
X7R/X5R or other better quality ceramic capacitor should
be selected.
Like any low-dropout regulator, the external capacitors used
with the RT9030 must be carefully selected for regulator
stability and performance. Using a capacitor whose value
is larger than 1μF on the RT9030 input and the amount of
capacitance can be increased without limit. The input
capacitor should be located in a distance of no more than
0.5 inch from the input pin of the IC and returned to a clean
analog ground. The capacitor with larger value and lower
ESR (equivalent series resistance) provides better PSRR
and line-transient response.
The output capacitor must meet both requirements for
minimum amount of capacitance and ESR in all LDOs
application. The RT9030 is designed specifically to work
with low ESR ceramic output capacitor in space-saving
and performance consideration. Using a ceramic capacitor
whose value is at least 1μF with ESR is > 30mΩ on the
RT9030 output ensures stability. The RT9030 still works
well with output capacitor of other types due to the wide
stable ESR range. Figure 1 shows the curves of allowable
ESR range as a function of load current for various output
capacitor values. Output capacitor with larger capacitance
can reduce noise and improve load transient response,
stability, and PSRR. The output capacitor should be located
in a distance of no more than 0.5 inch from the VOUT pin
of the RT9030 and returned to a clean analog ground.
Enable
The RT9030 goes into shutdown mode when the EN pin is
in a logic low condition. During this condition, the pass
transistor, error amplifier, and bandgap are turned off,
reducing the supply current to 0.7μA typical. The EN pin
can be directly tied to VIN to keep the part on.
Current limit
The RT9030 contains an independent current limiter, which
monitors and controls the pass transistor's gate voltage,
limiting the output current to 285mA (typ.). The output can
Figure 1. Region of Stable output capacitor ESR
be shorted to ground indefinitely without damaging the part.
Thermal Shutdown Protection
As the die temperature is > 150°C , the chip will enter
protection mode. The power MOSFET will turn-off during
protection mode to prevent abnormal operation.
Thermal Considerations
Thermal protection limits power dissipation in the RT9030.
When the operation junction temperature exceeds 170°C
, the OTP circuit starts the thermal shutdown function and
turns the pass element off. The pass element turn on again
after the junction temperature cools by 30°C.
For continuous operation, do not exceed absolute
maximum operation junction temperature 125°C. The
power dissipation definition in device is :
PD = (VIN − VOUT) x IOUT + VIN x IQ
The maximum power dissipation depends on the thermal
resistance of IC package, PCB layout, the rate of
surroundings airflow and temperature difference between
junction to ambient. The maximum power dissipation can
be calculated by following formula :
PD(MAX) = ( TJ(MAX) − TA ) / θJA
Region of Stable COUT ESR vs. Loa d Current
0.001
0.01
0.1
1
10
100
0 30 60 90 120 150
Load Current (mA)
Region of Stable C OUT ESR (Ω)
Region of Stable COUT ESR (Ω)
Unstable Region
Stable Region
Simulation Verify Unstable Region
VOUT = 3.3V, VIN = 5V, CIN = COUT = 1μF/X7R
RT9030
8
DS9030-03 April 2011www.richtek.com
Layout Considerations
Careful PCB Layout is necessary for better performance.
The following guidelines should be followed for good PCB
layout.
`Place the input and output capacitors as close as possible
to the IC.
`Keep VIN and VOUT trace as possible as short and wide.
`Use a large PCB ground plane for maximum thermal
dissipation.
Figure 3
Where TJ(MAX) is the maximum operation junction
temperature, TA is the ambient temperature and the θJA is
the junction to ambient thermal resistance.
For recommended operating conditions specification of
RT9030, the maximum junction temperature of the die is
125°C. The junction to ambient thermal resistance θJA for
WDFN-6L 1.6x1.6 package is 165°C/W and SC-70-5
package is 333°C/W on the standard JEDEC 51-3 single-
layer thermal test board. The maximum power dissipation
at TA = 25°C can be calculated by following formula :
PD(MAX) = (125°C − 25°C) / (165°C/W) = 0.606W for
WDFN-6L 1.6x1.6 packages
PD(MAX) = (125°C − 25°C) / (333°C/W) = 0.300W for
SC-70-5 packages
The maximum power dissipation depends on operating
ambient temperature for fixed TJ(MAX) and thermal resistance
θJA. For RT9030 packages, the Figure 2 of derating curves
allows the designer to see the effect of rising ambient
temperature on the maximum power allowed.
Figure 2. Derating Curves for RT9030 Packages
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0255075100125
Ambient Temperature (°C)
Power Dissipation (W)
SC-70-5
Single Layer PCB
WDFN-6L 1.6x1.6
VIN
GND
EN
VOUT
2
3
5
4
1
NC
VIN
CIN
VOUT
GND
COUT
The through hole of the GND pin is
recommended to be as many as possible.
CIN should be placed as close
as possible to VIN pin for good
filtering.
COUT should be placed as close
as possible to VOUT pin for good
filtering.
RT9030
9
DS9030-03 April 2011 www.richtek.com
AA1
e
b
B
D
C
H
L
SC-70-5 Surface Mount Package
Dimensions In Millimeters Dimensions In Inches
Symbol Min Max Min Max
A 0.800 1.100 0.031 0.044
A1 0.000 0.100 0.000 0.004
B 1.150 1.350 0.045 0.054
b 0.150 0.400 0.006 0.016
C 1.800 2.450 0.071 0.096
D 1.800 2.250 0.071 0.089
e 0.650 0.026
H 0.080 0.260 0.003 0.010
L 0.210 0.460 0.008 0.018
Outline Dimension
RT9030
10
DS9030-03 April 2011www.richtek.com
Richtek Technology Corporation
Headquarter
5F, No. 20, Taiyuen Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789 Fax: (8863)5526611
Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit design,
specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed
by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.
Richtek Technology Corporation
Taipei Office (Marketing)
5F, No. 95, Minchiuan Road, Hsintien City
Taipei County, Taiwan, R.O.C.
Tel: (8862)86672399 Fax: (8862)86672377
Email: marketing@richtek.com
Symbol Dimensions In Millimeters Di mensions In Inches
Min Max Min Max
A 0.700 0.800 0.028 0.031
A1 0.000 0.050 0.000 0.002
A3 0.175 0.250
0.007 0.010
b 0.200 0.300 0.008 0.012
D 1.550 1.650 0.061 0.065
D2 0.950 1.050 0.037 0.041
E 1.550 1.650 0.061 0.065
E2 0.550 0.650 0.022 0.026
e 0.500 0.020
L 0.190 0.290
0.007 0.011
W-Type 6L DFN 1.6x1.6 Package
D
1
E
A3
A
A1
eb
L
D2
E2
SEE DETAIL A
11
2
2
Note : The configuration of the Pin #1 identifier is optional,
but must be located within the zone indicated.
DETAIL A
Pin #1 ID and Tie Bar Mark Options
