C8892
C8892 is multichannel detector head incorporating low-noise driver/amplifier circuit developed for Hamamatsu NMOS linear image sensors.
C8892 is designed especially for compactness, having an overall length as short as 40 mm or less.
In addition, C8892 is designed for ease of use. It is provided with circular flange for connection to monochrometer and adjustment mechanism for
optical alignment for NMOS linear image sensor. The flange is interchangeable, thus facilitating connection to various models of monochrometer.
The housing case also provides a shielding effect against external noise. As useful options, peripheral devices are available for driving C8892,
and for the output signal processing.
Features
l
Low noise
l
Wide dynamic range
l
Operatable with simple input signals
(Only a master start pulse, a master clock pulse,
±15 V are required.)
l
Interchangeable flange
l
Simple electrical and optical adjustments
Applications
l
Multichannel spectrophotometry
l
Optical spectrum analysis
l
Time-resolved photometry
IMAGE SENSOR
NMOS multichannel detector head
Integrated low-noise driver/amplifier circuit for NMOS linear image sensor
■ Compatible NMOS linear image sensors
Type No. of
NMOS linear image sensor *1Number of pixels Active area per pixel
(pixel pitch × height)
S3901-128Q, S8380-128Q 128
S3901-256Q/F, S8380-256Q 256
S3901-512Q/F, S8380-512Q 512
50 µm × 2.5 mm
S3902-128Q 128
S3902-256Q/F 256
S3902-512Q/F 512
50 µm × 0.5 mm
S3903-256Q 256
S3903-512Q/F 512
S3903-1024Q/F 1024
25 µm × 0.5 mm
S3904-256Q, S8381-256Q 256
S3904-512Q/F, S8381-512Q 512
S3904-1024Q/F, S8381-1024Q 1024
25 µm × 2.5 mm
*1: The suffix of type number indicates:
Q: quartz window, F: fiber optic window
1
NMOS multichannel detector head
C8892
■ Absolute maximum ratings
Parameter Symbol Value Unit
Supply voltage (analog) Va ±18 V
Operating temperature Topr 0 to 50 *2°C
Storage temperature Tstg -10 to 60 *2°C
*2: No condensation
■ Electrical characteristics (Ta=25 °C)
Parameter Symbol Min. Typ. Max. Unit
Supply voltage Analog Va ±14.5 ±15.0 ±15.5 V
Vms (H) 2.0 5.0 -
Voltage Vms (L) 0 - 0.8 V
Width tpwφms 1/fφmc - - s
Master start
pulse (φms)
Rise/fall Time trφms, tfφms - - 500 ns
Vmc (H) 2.0 5.0 -
Voltage Vmc (L) 0 - 0.8 V
Frequency fφmc - - 375 kHz
Width *3 tpwφmc 30 - - ns
Input
Master clock
pulse (φmc)
Rise/fall time trφmc, tfφmc - - 500 ns
Vst (H) 4.75 5.0 -
Voltage Vst (L) 0 - 0.4 V
Rise/fall time trφst, tfφst - - 100 ns
Start pulse
(φst)
Width tpwφst -2/fφmc - s
V1, V2 (H) 4.75 5.0 -
Voltage V1, V2 (L) 0 - 0.4 V
trφ1, trφ2
Clock pulse
(φ1, φ2) Rise/fall time tfφ1, tfφ2- - 100 ns
Clock pulse (φ1) width tpwφ1-3/fφmc - s
Clock pulse (φ2) width tpwφ2-3/fφmc -s
Veos (H) 4.75 5.0 -
Voltage Veos (L) - - 0.4 V
Rise/fall time treos, tfeos - - 100 ns
End of scan
pulse
Width tpweos -3/fφmc - s
Vtrig (H) 4.0 5.0 -
Voltage Vtrig (L) 0 - 0.4 V
Output *4
Trigger pulse
Rise/fall time trtrig, tftrig - - 100 ns
*3: The operation of 50 % Typ. duty ratio is recommended.
*4: The outputs of start-pulse and clock-pulse are to be obtained from a front part where an image sensor is
installed. The outputs of end-of-scan and trigger-pulse are to be obtained from a back-side part where a
connector for input/output signal is fixed.
2
NMOS multichannel detector head
C8892
■ Block diagram
■ Timing chart
KACCC0171EA
KACCC0172EA
3
NMOS
IMAGE
SENSOR
EOS
ACTIVE
VIDEO
Vscd
Vscg
+15 V
OP AMP 1
OP AMP 2
×2 ×3
CLAMP
OP AMP 3
DATA VIDEO
MASTER CLOCK
MASTER START
-15 V
GND
+15 V
CONTROLLER
RESET
CLAMP
fst
f1
f2
START
CLOCK1
CLOCK2
RESET
CLOCK2
20 p
TRIG.
B-EOS
VR1
VR2
5 V
-
+
f mc
1
tpw 1
tpweos
Vmc (H)
Vmc (L)
Vms (H)
Vms (L)
Vst (H)
Vst (L)
V1 (H)
V1 (L)
V2 (H)
V2 (L)
MASTER CLOCK mc
MASTER START ms
CLOCK st
CLOCK 1
CLOCK 2
TRIG.
DATA VIDEO
Vtrig (L)
Vtrig (H)
B-EOS
RESET
CLOCK 2
tpw mc
tpw ms
tpw st
tpw st
tr mc tf mc
tr ms tf ms
tpw 2
NMOS multichannel detector head
C8892
HAMAMATSU PHOTONICS K.K., Solid State Division
1126-1 Ichino-cho, Hamamatsu City, 435-8558 Japan, Telephone: (81) 053-434-3311, Fax: (81) 053-434-5184, http://www.hamamatsu.com
U.S.A.: Hamamatsu Corporation: 360 Foothill Road, P.O.Box 6910, Bridgewater, N.J. 08807-0910, U.S.A., Telephone: (1) 908-231-0960, Fax: (1) 908-231-1218
Germany: Hamamatsu Photonics Deutschland GmbH: Arzbergerstr. 10, D-82211 Herrsching am Ammersee, Germany, Telephone: (49) 08152-3750, Fax: (49) 08152-2658
France: Hamamatsu Photonics France S.A.R.L.: 8, Rue du Saule Trapu, Parc du Moulin de Massy, 91882 Massy Cedex, France, Telephone: 33-(1) 69 53 71 00, Fax: 33-(1) 69 53 71 10
United Kingdom: Hamamatsu Photonics UK Limited: 2 Howard Court, 10 Tewin Road, Welwyn Garden City, Hertfordshire AL7 1BW, United Kingdom, Telephone: (44) 1707-294888, Fax: (44) 1707-325777
North Europe: Hamamatsu Photonics Norden AB: Smidesvägen 12, SE-171 41 Solna, Sweden, Telephone: (46) 8-509-031-00, Fax: (46) 8-509-031-01
Italy: Hamamatsu Photonics Italia S.R.L.: Strada della Moia, 1/E, 20020 Arese, (Milano), Italy, Telephone: (39) 02-935-81-733, Fax: (39) 02-935-81-741
Information furnished by HAMAMATSU is believed to be reliable. However, no responsibility is assumed for possible inaccuracies or omissions.
Specifications are subject to change without notice. No patent rights are granted to any of the circuits described herein. ©2002 Hamamatsu Photonics K.K.
•Video data rate is 1/6 of master clock
frequency (62.5 kHz Max.).
•The operation of circuit stroke length below
4.5 mm is recommended.
•The relation between data video output
voltage and output charges from NMOS
image sensor can be expressed by the
following formula.
Note) Amplifier saturation voltage is 10 V.
Vout (V) = 3 ×Output charge
10 × 10-12[F]
■ Dimensional outline (unit: mm)
Te r m i n al N o .
Terminal name Description
1 NC No connection
2Data video Analog video signal output; positive polarity
3 +15 V Positive power supply (25 mA)
4-15 V Negative power supply (15 mA)
5 NC No connection
6Start
Digital input signal for initializing the circuit; positive
logic. Interval of these pulses equals the integration
time of the sensor
7CLK
Digital input signal for operating the circuit at the
rising edge
8EOS Digital output signal indicating end of scan,
negative logic
9 A. GND Analog ground
10 A. GND Analog ground
11 Shield Case shield
12 D. GND Digital ground
13 D. GND Digital ground
14 D. GND Digital ground
15 Trigger Digital output signal for A/D conversion; positive
logic
1
2345678
9101112
131415
KACCA0113EA
KACCC0069EA
■ Pin assignment of "Signal I/O" connector (15-pin D-sub socket type)
Cat. No. KACC1073E01
Apr. 2002 DN
4
()
78PCD
(4 ×) 3.3
NMOS LINEAR IMAGE SENSOR
(OPTIONAL)
PC-BOARD
FLANGE
33.0
45˚
2.0
FOCAL ADJUSTER DIAL
SIGNAL
CONNECTOR
HOUSING CASE
(INCLUDING FLANGE)
OFFSET
ADJUSTER
TRIMMER
WEIGHT: approx. 0.16 kg
FRONT VIEW SIDE VIEW REAR VIEW
The focal position can be adjusted backward
within the range from 0 to 4.5 mm (circuit
stroke length) with a focal adjustment dial.
72.0
86.0
