DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
1. General description
PTN3460 is an (embedded) DisplayPort to LVDS bridge device that enables connectivity
between an (embedded) DisplayPort (eDP) source and LVDS display panel. It processes
the incoming Disp lay Por t (DP) stre am , pe rf o rms DP to LVDS protocol conversion and
transmits processed stream in LVDS format.
PTN3460 has two high-speed ports: Receive port facing DP Source (e.g.,
CPU/GPU/chip set), Transmit port facing the LVDS receiver (e.g., LVDS display panel
controller). The PTN3460 ca n receive DP stream at link rate 1.62 Gbit/s or 2.7 Gbit/s and
it can support 1-lane or 2-lane DP operation. It interacts with DP source via DP Auxiliary
(AUX) channel transa ctions for DP link training and setup.
It supports single bus or dua l bus LVDS signaling with color depths of 18 bits per pixel or
24 bits per pixel a nd pixel clock frequen cy u p to 112 MHz. The LVDS data packing can be
done either in VESA or JEIDA format. Also, the DP AUX interface transports
I2C-over-AUX commands and support EDID-DDC communication with LVDS panel. To
support panels without EDID ROM, the PTN3460 can emulate EDID ROM behavior
avoiding specific changes in system video BIOS.
PTN3460 provides high flexibility to optimally fit under different platform environments. It
supports three configuration optio ns: multi-level configuration pins, DPAUX interface, and
I2C-bus interface.
PTN3460 can be powered by either 3.3 V supply only or dual supplies (3.3 V/1.8 V) and is
available in the HVQFN56 7 mm ×7 mm package with 0.4 mm pitch.
2. Features and benefits
2.1 Device features
Embedded microcontroller and on-chip Non-V o latile Memory (NVM) allow for flexibility
in firmware updates
LVDS panel power-up (/down) sequencing control
Firmware controlled panel power-up (/ down) sequence timing parameters
No external timing reference needed
EDID ROM emulation to support panels with no EDID ROM
Supports EDID structure v1.3
On-chip EDID emulation up to seven different EDID data structures
eDP complying PWM signal generation or PWM signal pass through from eDP source
PTN3460
eDP to LVDS bridge IC
Rev. 1.0 — 2 December 2011 Product data sheet
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 2 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
2.2 DisplayPort receiver features
Compliant to DP v1.2 and v1.1a
Compliant to eDP v1.2 and v1.1
Supports Main Link operation with 1 or 2 lanes
Supports Main Link rate: Reduced Bit Rate (1.62 Gbit/s) and High Bit Rate (2.7 Gbit/s)
Supports 1 Mbit/s AUX channel
Supports Native AUX and I2C-over-AUX transactions
Supports down spreading to minim ize EMI
Integrated 50 Ω termination resistors provides impedance matching on both Main Link
lanes and AUX channel
High performance Auto Receive Equalization enablin g optimal channel compensa tion,
device placement flexibility and power saving at CPU/GPU
Supports eDP authentication options: Alternate Scrambler Seed Reset (ASSR) and
Alternate Framing
Supports Fast Link trainin g and Full Link training
Supports DisplayPort symbol error rate measurements
2.3 LVDS transmitter features
Compatible with ANSI/TIA/EIA-644-A-2001 standard
Supports RGB data packing as per JEIDA and VESA data formats
Supports pixel clock frequency from 25 MHz to 112 MHz
Supports single LVDS bus operation up to 112 mega pixels per second
Supports dual LVDS bus operation up to 224 mega pixels per second
Supports color depth options: 18 bpp, 24 bpp
Programmable center spreading of pixel clock frequency to minimize EMI
Supports 1920 ×1200 at 60 Hz resolution in dual LVDS bus mode
Programmable LVDS signal swing to pre-compensate for cha nnel attenuation or allow
for power savi ng
Supports PCB routing flexibility by programming for:
LVDS bus swapping
Channel swapping
Differential signal pair swapping
Supports Data Enable polarity programming
DDC control for EDID ROM access – I2C-bus interface up to 400 kbit/s
2.4 Control and system features
Device programmability
Multi-level configuration pins enabling wider choic e
I2C-bus slave interface supporting Standard-mode (100 kbit/s) and
Fast-mode(400kbit/s)
Power management
Low-power state: DP AUX command-based Low-power mode (SET POWER)
Deep power-s aving state via a dedi cat ed pin
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 3 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
2.5 General
Power supply: with on-chip regulator
3.3 V ± 10 % (integrated regulator switched on)
3.3 V ± 10 %, 1.8 V ±5 % (integrated regulator switched off)
ESD: 8 kV HBM, 1 kV CDM
Operating temperature range: 0 °C to 70 °C
HVQFN56 package 7 mm ×7 mm, 0.4 mm pitch; exposed center pa d for thermal relief
and electrical ground
3. Applications
AIO platforms
Notebook plat forms
Netbooks/net tops
4. System context diagram
Figure 1 illustrates the PTN3460 usage.
5. Ordering information
[1] PTN3460BS/Fx is firmware specific, where the x indicates the firmware version.
[2] Notes on firmware and marking:
a) Firmware versions are not necessarily backwards compatible.
b) Box/reel labels will indicate the firmware version via the orderable part number (e.g., labeling will indicate PTN3460BS/F1 for
firmware version 1). A sample label is illustrated in Figure 8.
[3] Topside marking is limited to PTN3460BS and will not indicate the firmware ve rsion.
[4] Maximum package height is 1 mm.
Fig 1. PTN3460 context diagram
002aaf831
eDP LVDS
MOTHERBOARD
cable
notebook or AIO platform
PTN3460
DP to LVDS
BRIDGE
CPU/GPU/
CHIP SET LVDS PANEL
Table 1. Ordering information
Type number To pside mark Package
Name Description Version
PTN3460BS/Fx[1][2] PTN3460BS[3] HVQFN56 plastic thermal enhanced very thin quad flat package;
no l eads; 56 terminals; body 7 ×7×0.85 mm[4];
0.4 mm pitch
SOT949-2
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
xxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x xxxxxxxxxxxxxx xxxxxxxxxx xxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx
xxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxx
xxxxxxxxxxxxxxxx xxxxxxxxxxxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxx x x
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 4 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
6. Block diagram
Fig 2. Block diagram of PTN3460
002aaf832
DIFF
RCV CDR,
S2P
RX PHY
ANALOG
SUBSYSTEM
DIFF
RCV CDR,
S2P
RCV
PTN3460
DRV
MANCHESTER
CODEC
10b/8b
DE-SCRAM
INTERFACE DE-SKEWING
10b/8b
DE-SCRAM
RX PHY DIGITAL
AUX
CONTROL
DPCD
REGISTERS
DDC
INTERFACE
TIME
CONV.
ISOCHRONOUS LINK
TIMING RECOVERY
MAIN
STREAM
R[7:0]
G[7:0]
B[7:0]
H, V
sync
DDC_SCL
DDC_SDA
V
bias
V
bias
V
bias
DP0_P,
DP0_N
DP1_P,
DP1_N
AUX_P,
AUX_N
HPDRX
supply
SYSTEM
CONTROLLER
LVDS
DIGITAL
SUBSYSTEM
NON-
VOLATILE
MEMORY
I
2
C-BUS
CONTOL
INTERFACE
EDID
EMULATION
LVDS
PHY
SUBSYSTEM
EPS_N PD_N
TESTMODE
CFG1
CFG2
CFG3
CFG4
DEV_CFG
MS_SCL
MS_SDA
LVS[A:D]E_P,
LVS[A:D]E_N
LVSCKE_P,
LVSCKE_N
LVS[A:D]O_P,
LVS[A:D]O_N
LVSCKO_P,
LVSCKO_N
PVCCEN
BKLTEN
PWMO
RST_N
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 5 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
7. Pinning information
7.1 Pinning
Refer to Section 13 “Package outline” for package and pin di mensions.
(1) Center pad is connected to PCB ground plane for electrical groundin g and thermal relief.
Fig 3. Pin configura tio n for HVQFN56
1
2
3
4
5
6
7
8
9
10
11
12
13
14
AUX_N
AUX_P
GND
DP0_P
DP0_N
V
DD(1V8)
DP1_P
DP1_N
RST_N
PD_N
HPDRX
DEV_CFG
V
DD(3V3)
V
DD(3V3)
15
16
17
18
19
20
21
22
23
24
25
26
27
28
n.c.
n.c.
GNDREG
GNDREG
V
DD(1V8)
TESTMODE
CFG1
CFG2
CFG3
MS_SDA
MS_SCL
BKLTEN
CFG4
PWMO
LVSAE_N
LVSAE_P
LVSBE_N
LVSBE_P
V
DD(3V3)
LVSCE_N
LVSCE_P
LVSCKE_N
LVSCKE_P
PVCCEN
LVSDE_N
LVSDE_P
DDC_SDA
DDC_SCL
42
41
40
39
38
37
36
35
34
33
32
31
30
29
EPS_N
n.c.
LVSAO_N
LVSAO_P
LVSBO_N
LVSBO_P
V
DD(3V3)
LVSCO_N
LVSCO_P
LVSCKO_N
LVSCKO_P
V
DD(1V8)
LVSDO_N
LVSDO_P
56
55
54
53
52
51
50
49
48
47
46
45
44
43
002aaf833
Transparent top view
terminal 1
index area
PTN3460BS
(1)
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 6 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
7.2 Pin description
Table 2. Pin description
Symbol Pin Type Description
DisplayPort interface signals
DP0_P 4 self-biasing
differential input Dif ferential signal from DP source. DP0_P makes a differential pair with DP0_N.
The input to this pin must be AC-coupled externally.
DP0_N 5 self-biasing
differential input Dif ferential signal from DP source. DP0_N makes a differential pair with DP0_P.
The input to this pin must be AC-coupled externally.
DP1_P 7 self-biasing
differential input Dif ferential signal from DP source. DP1_P makes a differential pair with DP1_N.
The input to this pin must be AC-coupled externally.
DP1_N 8 self-biasing
differential input Dif ferential signal from DP source. DP1_N makes a differential pair with DP1_P.
The input to this pin must be AC-coupled externally.
AUX_P 2 self-biasing
differential I/O Differential signal to wards DP source. AUX_P makes a differentia l pair with
AUX_N. The pin must be AC-coupled externally.
AUX_N 1 self-biasing
differential I/O Differential signal towards DP source. AUX_N makes a differential pair with
AUX_P. The pin must be AC-coupled externally.
HPDRX 11 single-ended
3.3 V CMOS
output
Hot Plug Detect signal to DP source.
LVDS interface signals
LVSAE_P 41 LVDS output Even bus, Channel A differential signal to LVDS receiver. LVSAE_P makes a
differential pair with LVSAE_N.
LVSAE_N 42 LVDS output Even bus, Channel A differential signal to LVDS receiver. LVSAE_N makes a
differential pair with LVSAE_P.
LVSBE_P 39 LVDS output Even bus, Channel B differential signal to LVDS receiver. LVSBE_P makes a
differential pair with LVSBE_N.
LVSBE_N 40 LVDS output Even bus, Channel B differential signal to LVDS receiver. LVSBE_N makes a
differential pair with LVSBE_P.
LVSCE_P 36 LVDS output Even bus, Channel C differential signal to LVDS receiver . LVSCE_P makes a
differential pair with LVSCE_N.
LVSCE_N 37 LVDS output Even bus, Channel C differential signal to LVDS receiver. LVSCE_N makes a
differential pair with LVSCE_P.
LVSCKE_P 34 LVDS clock
output Even bus, clock differential signal to LVDS receiver. LVSCKE_P makes a
differential pair with LVSCKE_N.
LVSCKE_N 35 LVDS clock
output Even bus, clock differential signal to LVDS receiver. LVSCKE_N m akes a
differential pair with LVSCKE_P.
LVSDE_P 31 LVDS output Even bus, Channel D differential signal to LVDS receiver. LVSDE_P makes a
differential pair with LVSDE_N.
LVSDE_N 32 LVDS output Even bus, Channel D differential signal to LVDS receiver. LVSDE_N makes a
differential pair with LVSDE_P.
LVSAO_P 53 LVDS output Odd bus, Channel A differential signal to LVDS receiver. LVSAO_P makes a
differential pair with LVSAO_N.
LVSAO_N 54 LVDS output Odd bus, Channel A differential signal to LVDS receiver. LVSAO_N makes a
differential pair wi th LVSAO_P.
LVSBO_P 51 LVDS output Odd bus, Channel B differential signal to LVDS receiver. LVSBO_P makes a
differential pair with LVSBO_N.
LVSBO_N 52 LVDS output Odd bus, Channel B differential signal to LVDS receiver. LVSBO_N makes a
differential pair wi th LVSBO_P.
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 7 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
LVSCO_P 48 LVDS output Odd bus, Channel C differential signal to LVDS receiver. LVSCO_P makes a
differential pair wi th LVSCO_N.
LVSCO_N 49 LVDS output Odd bus, Channel C differential signal to LVDS receiver. LVSCO_N makes a
differential pair with LVSCO_P.
LVSCKO_P 46 LVDS clock
output Odd bus, clock differential signal to LVDS receiver. LVSCKO_P makes a
differential pair with LVSCKO_N.
LVSCKO_N 47 LVDS clock
output Odd bus, clock differential signal to LVDS receiver. LVSCKO_N makes a
differential pair with LVSCKO_P.
LVSDO_P 43 LVDS output Odd bus, Channel D differential signal to LVDS receiver. LVSDO_P makes a
differential pair wi th LVSDO_N.
LVSDO_N 44 LVDS output Odd bus, Channel D differential signal to LVDS receiver. LVSDO_N makes a
differential pair with LVSDO_P.
DDC_SDA 30 open-drain
DDC da ta I/O DDC data signal connection to display panel. Pulled-up by external termination
resistor (5 V tolerant).
DDC_SCL 29 open-drain
DDC clock I/O DDC clock signal connection to display panel. Pulled-up by external termination
resistor (5 V tolerant).
Panel and backlight interface signals
PVCCEN 33 CMOS output Panel power (VCC) enable output.
PWMO 28 CMOS output PWM output signal to display panel.
BKLTEN 26 CMOS output Backlight enable output.
Control interface signals
PD_N 10 CMOS input Chip power-down input (active LOW). If PD_N is LOW, then the device is in
Deep power-down completely, even if supply rail is ON; for the device to be able
to operate, the PD_N pin must be HIGH.
RST_N 9 CMOS input Chip reset pin (active LOW); internally pulled-up. The pin is meant to reset the
device and all its internal states/logic; all internal registers are taken to default
value after RST_N is applied and made HIGH.
If RST_N is LOW, the device stays in reset condition and for the device to be
able to operate, RST_N must be HIGH.
DEV_CFG 12 CMOS I/O I2C-bus address/mode selection pin.
TESTMODE 20 CMOS input If TESTMODE is left open or pulled HIGH, CFG[4:1] operate as JTAG pins. If
TESTMODE is pulled LOW, these pins serve as configuration pins.
CFG1 21 input Behavior defined by TESTMODE pin.
If TESTMODE is left open or pulled HIGH, this pin functions as JTAG TEST
CLOCK input. If TESTMODE is pulled LOW, this pin acts as configuration input.
CFG2 22 input Behavior defined by TESTMODE pin.
If TESTMODE is left open or pulled HIGH, this pin functions as JTAG MODE
SELECT input. If TESTMODE is pulled LOW, this pin acts as configuration
input.
CFG3 23 input Behavior defined by TESTMODE pin.
If TESTMODE is left open or pulled HIGH, this pin functions as JTAG TEST
DATA INPUT. If TESTMODE is pulled LOW, this pin acts as configuration input.
CFG4 27 I/O Behavior defined by TESTMODE pin value.
If TESTMODE is left open or pulled HIGH, this pin functions as JTAG TEST
DATA OUTPUT. If TESTMODE is pulled LOW, this pin acts as configuration
input.
Table 2. Pin description …continued
Symbol Pin Type Description
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 8 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
8. Functional description
PTN3460 is an (Embedded) DisplayPort to LVDS bridge IC that processes the incoming
DisplayPort (DP) stream, performs DP to LVDS protocol conversion and transmits
processed stream in LVDS format. Refer to Figure 2 “Block diagram of PTN3460”.
The PTN3460 consist s of:
•DisplayPort receiver
•LVDS transmitter
•System control and operation
The following sections describe individual sub-systems and their capabilities in more
detail.
8.1 DisplayPort receiver
PTN3460 implements a DisplayPort receiver consisting of 2-lane Main Link and AUX
channel.
With its advanced signal processing capability, it can handle Fast Link training or Full Link
training scheme. PTN3460 implements a high-pe rformance Auto Receive Equalizer and
Clock Data Recovery (CDR) algorithm, with which it identifies and selects an optimal
operational setting for given channel environment. Given that the device is targeted
primarily for embedded Display connectivity, both Display Authentication and Copy
Protection Method 3a (Alternate Scrambler Seed Reset) and Method 3b (Enhanced
Framing) are supported, as per eDP 1.2.
MS_SDA 24 open-drain (I2C)
data input/output I2C-bus data signal connection to I2C-bus master or slave. Pulled up by external
resistor.
MS_SCL 25 open-drain (I 2C)
clock input/output I2C-bus clock signal connection to I2C-bus master or slave. Pulled up by
external resistor.
n.c. 55 - not connected; reserved.
EPS_N 56 input Can be left open or pulled HIGH for 3.3 V supply only option relying on internal
regulator for 1.8 V generation.
Should be pulled down to GND for dual supply (3.3 V/1.8 V) option.
Supply, ground and decoupling
VDD(3V3) 13, 14,
38, 50 power 3.3 V supply input.
VDD(1V8) 6, 45 power 1.8 V supply input.
VDD(1V8) 19 power 1.8 V regulator supply output.
n.c. 15, 16 power Not connected.
GND 3 power Ground.
GNDREG 17, 18 power Ground for regulator.
GND center
pad power The center pad must be connected to motherboard GND plane for both
electrical ground and thermal relief.
Table 2. Pin description …continued
Symbol Pin Type Description
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 9 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
The PTN3460 DPCD registers can be accessed by DP source through AUX channel. It
supports both Native AUX transactions and I2C-over-AUX transactions.
Native AUX transactions are used to access PTN3460 DisplayPort Configuration Data
(DPCD) registers (e.g., to facilitate Link training, check error conditions, etc.) and
I2C-over-AUX transactions are used to perform any required access to DDC bus
(e.g., EDID reads).
Given that the HPDRX pin is internally connected to GND through an integra ted pull-down
resistor (> 100 kΩ), the DP source will see HPDRX pin as LOW indicating that the
DisplayPort receiver is not read y when the devi ce is not powered. This help s avoid raising
false event s to the source. After power-up, PTN3460 continues to drive HPDRX pin LOW
until completion of internal initialization. After this, PTN3460 generates HPD signal to
notify DP source and t ake corrective action(s).
8.1.1 DPCD registers
DPCD registers are described in VESA DisplayPort v1.1a/1.2 specifications in detail and
PTN3460 supports DPCD version 1.2.
PTN3460 configuration registers can be accessed through DPAUX channel from the
GPU/CPU, if required. They are defined under vendor specific region starting at base
address 0x00510h. So any configuration register can be accessed at DPCD addre ss
obtained by adding the register offset and base address.
PTN3460 supports down spreading on DP link and this is reflected in DPCD register
MAX_DOWNSPREAD at address 0003h. Further, the DP source could control
down spreading and inform PTN3460 via DOWNSPREAD_CTRL register at DPCD
register 00107h.
The key aspect is that the system designer must take care that the Input video payload fits
well within both DP link bandwidth and LVDS bandwidth (for a given pixel frequency,
SSC depths) when clock spreading is enabled. Also, another aspect for the system
designer is to ensure LVDS (panel) TCONs are cap able of handling SSC modulated LVDS
signaling.
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 10 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
8.2 LVDS transmitter
The LVDS interface can operate either in Single or Dual LVDS Bus mode at pixel clock
frequencies over the range of 25 MHz to 112 MHz and color depths of 18 bpp or 24 bpp.
Each LVDS bus consists of 3/4 differential data pairs and one clock pair. PTN3460 can
packetize RGB video data, HSYNC, VSYNC, DE either in VESA or JEIDA format. To
enable system EMI reduction, the device can be programmed for center spreading of
LVDS channel clock outputs.
The LVDS interface can be flexibly configured using mul ti-level con figuration p ins (CFG1,
CFG2, CFG3, CFG4 ) or via regi st er interfa c e. Th e co nf igu ra tio n pin s an d th e
corresponding definitions are described in Table 3 through Table 6. Nevertheless, as the
configuration pins are desig ned for gener al purpose, their definitions can be modified and
they can be used for any other purposes. However, this can be achieved through firmware
upgrade only.
[1] LVDS center spreading modulation frequency is kept at 32.9 kHz.
[1] Pull-up/down resistor value in th e range of 1 kΩ to 10 kΩ.
Table 3. CFG1 configuration options
Configuration input setting Number of LVDS links
LOW single LVDS bus
HIGH dual LVDS bus
Table 4. CFG2 configuration options
3-level configura t ion input setting Data format Number of bits per pixel (bpp)
LOW VESA 24 bpp
open JEIDA 24 bpp
HIGH JEIDA or VESA 18 bpp
Table 5. CFG3 configuration options[1]
3-level configura t ion input setting LVDS clock frequency spread depth cont rol
LOW 0 %
open 1 %
HIGH 0.5 %
Table 6. CFG4 configuration options
3-level configura t ion input setting LVDS o utput swing (typical value)
pull-down resistor[1] to GND 250 mV
open 300 mV
pull-up resistor[1] to VDD(3V3) 400 mV
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 11 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
The VESA and JEIDA data format definitions are described in Table 7 to Table Table 13.
Table 7. LVDS single bus, 18 bpp, VESA or JEIDA data packing
Channel Bit position
6 5 4 3 2 1 0
LVDS odd differential channel A bit 0 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
LVDS odd differential channel B bit 1 bit 0 bit 5 bit 4 bit 3 bit 2 bit 1
LVDS odd differential channel C DE VSYNC HSYNC bit 5 bit 4 bit 3 bit 2
Table 8. LVDS single bus, 24 bpp, VESA data packing
Channel Bit position
6 5 4 3 2 1 0
LVDS odd differential channel A bit 0 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
LVDS odd differential channel B bit 1 bit 0 bit 5 bit 4 bit 3 bit 2 bit 1
LVDS odd differential channel C DE VSYNC HSYNC bit 5 bit 4 bit 3 bit 2
LVDS odd differential channel D don’t care bit 7 bit 6 bit 7 bit 6 bit 7 bit 6
Table 9. LVDS dual bu s, 18 bpp, VESA data pack ing
Channel Bit position
6 5 4 3 2 1 0
LVDS odd differential channel A bit 0 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
LVDS odd differential channel B bit 1 bit 0 bit 5 bit 4 bit 3 bit 2 bit 1
LVDS odd differential channel C DE VSYNC HSYNC bit 5 bit 4 bit 3 bit 2
LVDS even differential channel A bit 0 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
LVDS even differential channel B bit 1 bit 0 bit 5 bit 4 bit 3 bit 2 bit 1
LVDS even differential channel C DE VSYNC HSYNC bit 5 bit 4 bit 3 bit 2
Table 10. LVDS dual bus, 24 bpp, VESA data packing
Channel Bit position
6 5 4 3 2 1 0
LVDS odd differential channel A bit 0 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
LVDS odd differential channel B bit 1 bit 0 bit 5 bit 4 bit 3 bit 2 bit 1
LVDS odd differential channel C DE VSYNC HSYNC bit 5 bit 4 bit 3 bit 2
LVDS odd differential channel D don’t care bit 7 bit 6 bit 7 bit 6 bit 7 bit 6
LVDS even differential channel A bit 0 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
LVDS even differential channel B bit 1 bit 0 bit 5 bit 4 bit 3 bit 2 bit 1
LVDS even differential channel C DE VSYNC HSYNC bit 5 bit 4 bit 3 bit 2
LVDS even differential channel D don’t care bit 7 bit 6 bit 7 bit 6 bit 7 bit 6
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 12 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
PTN3460 delivers great flexibility by supporting more programmable options via I2C-bus
or AUX interface. Please refer to Section 8.3.8 for more details.
Table 11. LVDS single bus, 24 bpp, JEIDA data packing
Channel Bit position
6 5 4 3 2 1 0
LVDS odd differential channel A bit 2 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2
LVDS odd differential channel B bit 3 bit 2 bit 7 bit 6 bit 5 bit 4 bit 3
LVDS odd differential channel C DE VSYNC HSYNC bit 7 bit 6 bit 5 bit 4
LVDS odd differential channel D don’t care bit 1 bit 0 bit 1 bit 0 bit 1 bit 0
Table 12. LVDS dual bus, 18 bpp, JEIDA data packing
Channel Bit position
6 5 4 3 2 1 0
LVDS odd differential channel A bit 0 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
LVDS odd differential channel B bit 1 bit 0 bit 5 bit 4 bit 3 bit 2 bit 1
LVDS odd differential channel C DE VSYNC HSYNC bit 5 bit 4 bit 3 bit 2
LVDS even differential channel A bit 0 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
LVDS even differential channel B bit 1 bit 0 bit 5 bit 4 bit 3 bit 2 bit 1
LVDS even differential channel C DE VSYNC HSYNC bit 5 bit 4 bit 3 bit 2
Table 13. LVDS dual bus, 24 bpp, JEIDA data packing
Channel Bit position
6 5 4 3 2 1 0
LVDS odd differential channel A bit 2 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2
LVDS odd differential channel B bit 3 bit 2 bit 7 bit 6 bit 5 bit 4 bit 3
LVDS odd differential channel C DE VSYNC HSYNC bit 7 bit 6 bit 5 bit 4
LVDS odd differential channel D don’t care bit 1 bit 0 bit 1 bit 0 bit 1 bit 0
LVDS even differential channel A bit 2 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2
LVDS even differential channel B bit 3 bit 2 bit 7 bit 6 bit 5 bit 4 bit 3
LVDS even differential channel C DE VSYNC HSYNC bit 7 bit 6 bit 5 bit 4
LVDS even differential channel D don’t care bit 1 bit 0 bit 1 bit 0 bit 1 bit 0
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 13 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
8.3 System control and operation
With its combinatio n of embedded microcontroller, non-volatile memory, DPCD AUX and
I2C-bus interfaces, PTN3460 deliver s significant value for customer applications by
providing higher degree of control and programmability.
By default, all user controllable registers can be accessed through DPCD AUX interface.
This interface is always enabled. This AUX interface delivers seamless access of
PTN3460 registers to system/platform (GPU) firmware driver. Nevertheless, use of
I2C-bus interface for configuring PTN3460 is left to the choice of system integrator.
DEV_CFG (pin 12) sets up I2C-bus configuration mode:
•Pull-down resistor to GND — PTN3460 operates as I2C-bus slave, low address
(0x40h)
•Open — PTN3460 operate s as I2C-bus slave, high address (0xC0h)
•Pull-up resistor to VDD(3V3) — PTN3460 operates as I2C- bus master capable of
reading from external EEPROM
8.3.1 Reset, power-down and power-on initialization
The device has a built-in re set circuitry that gene rates internal re set signal after power-on.
All the internal registers and state machines are initialized and the registers take default
values. In addition, PTN3460 has a dedicated control pin RST_N. This serves the same
purpose as power-on reset, but without power cycling of the device/platf orm.
PTN3460 starts up in a default condition after power-on or after RST_N is toggled from
LOW to HIGH. The configuration pins are sampled at powe r-on, or external reset, or when
returning from Dee p Sleep.
PTN3460 goes into Deep power-saving when PD_N is LOW. This will trigger a
power-down sequence. To leave Deep power-saving state, the system needs to drive
PD_N back to HIGH. If PD_N pin is open, the device will not enter Deep power-saving
state. Once the device is in Deep power-saving condition, the HPDRX pin will go LOW
automatically and this can be used by the system to remove the 3.3 V supply, if required.
Remark: The device will not respect the Panel power-down sequence if PD_N is asserted
LOW while video is being streamed to the display. So the system is not supposed to
toggle PD_N and RST_N pins asynchronously while the LVDS output is streaming video
to the display panel, but instead follow the panel powering sequence as described in
Section 8.3.3.
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 14 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
8.3.2 LVDS panel control
PTN3460 implements eDPv1.2 specific DPCD registers that concern panel power,
backlight and PWM controls and the DP source can issue AUX commands to initiate
panel power-up/down sequence as required. Also, PTN3460 supports LVDS panel control
pins — backlight enable, panel power enable and PWM — that can be set via AUX
commands.
•PVCCEN pin — the signal output is set based on SET_POWER DPCD register
00600h and SET_POWER_CAPABLE bit of
EDP_GENERAL_CAPABILITY_REGISTER_1 DPCD register 00701h and detection
and handling of video data stream by PTN3460
•BKLTEN pin — the signal output is set based on
BACKLIGHT_PIN_ENABLE_CAPABLE bit of
EDP_GENERAL_CAPABILITY_REGISTER_1 DPCD register 00701h and
BACKLIGHT_ENABLE bit of EDP_DISPLAY_CONTROL_REGISTER DPCD register
00720h
•PWMO pin — the PWM signal genera ted by PTN3460 based on controls set in
DPCD registers. In addition, PTN3460 can pass through PWM signal from eDP
source as well. Please refer to Ref. 2 for more information.
All the panel control enable and signal outputs from PTN3460 are aligned with panel
power-on sequence timing includin g LVDS video output gener ation . It is im portant to note
that the Panel power must be delivered by the system platform and it should be gated by
PVCCEN signal.
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 15 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
8.3.3 Panel power sequencing
Figure 4 illustrates an example of panel power-up/power-down sequence for PTN3460.
Depending on the source behavior and PTN3460 firmware version, the powering
sequence/timing could have some slight differences.
When working with eDP capable DP sources, PTN3460 supports the followin g (for
specific sequence, refer to Figure 4):
•After power-on/startup, HPDRX is asserted HIGH, DP source will start AUX
communication for initialization, perform Link Training and starts the video data
stream. Once presence of video data is detected, PTN3460 will assert PVCCEN to
HIGH, synchronize to video stream, outp ut LVDS data and assert r ise the Si nk_st atus
lock as indicated in DPCD register (0x00205h). PTN3460 will wait for Backlight
enabling delay (T3) to avoid visual artifacts and program the BKLTEN HIGH.
•While transitioning out of Active state by receiving DPCD 0x600 to set PTN3460 in
D3 mode, PTN3460 will disable BKLTEN prior to cutting off Video streaming to avoid
visible artifacts following specific panel specifications. PTN3460 will assert PVCCEN
to LOW after T5 delay as long as either if the video stream is stopped or video
synchronization is lost. This is to avoid driving the LVDS panel with illegal stream for
long periods of time. It is good practice for sources to keep video data or at least
DP-idle stream active during T4 + T5.
•When PTN3460 is in Low-power state (DisplayPort D3 power state), the LVDS
differential I/Os are weakly pulled down to 0 V. In this state, PVCCEN and BKLTEN
are pulled LOW.
T2: Time interval between panel power enable signal (PVCCEN) going HIGH and video data/clock driven on LVDS interface.
T3: Time interval between valid video data/clock on LVDS interface and backlight enable signal (BKLTEN) going HIGH.
T4: Time interval between backlight enable signal (BKLTEN) made LOW and stopping of video data/clock on LVDS interface.
T5: Time interval between stopping of video data/clock on LVDS interface and panel power enable signal (PVCCEN) made
LOW.
T12: Time interval for which PVCCEN is held LOW before it can be made HIGH.
Fig 4. Panel power-up/power-down sequence example
video from source
black video
from PTN3460
T12 > 500 ms
T5 < 50 msT2 < 50 ms
AUX channel operational
video or IDLE stream
from DP source
idle valid video data
enabled
T4 > 200 ms
T3 > 200 ms
to 1000 ms
disabled
Link Training
VDD(3V3)
LCDVCC
PVCCEN
LVDS interface
SINK_STATUS
HPDRX
eDP AUX channel
eDP Main Link
display backlight
002aaf839
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 16 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
•When PD_N is LOW, which sets PTN3460 in Deep power-saving state, the BKLTEN
and PVCCEN pins are set to LOW. LVDS differential I/Os are pulled LOW via the
weak pull-downs.
8.3.4 Termination resistors
The device provides integrated and calibrated 50 Ω termination resistors on both
DisplayPort Main Link lanes and AUX channel.
8.3.5 Reference clock input
PTN3460 does not require an exte rnal clock. It relies fully on the clock derived internally
from incoming DP stream or on-chip clock generator.
8.3.6 Power supply
PTN3460 can be flexibly supplied with either 3.3 V supply only or dual supplies
(3.3 V/1.8 V). When supplied with 3.3 V supply only, the integrated regulator is used to
generate 1.8 V for internal circuit operation. In this case, the EPS_N pin must be pulled
HIGH or left op en. For optimal power consumption , dual supply option (3.3 V and 1.8 V) is
recommended.
8.3.7 Power management
In tune with the system applicat ion needs, PTN3460 imp lements aggressive techniques to
support system power management and conservation. The device can exist in one of the
three different states as described below:
•Active state when the device is fully operational.
•Low-power state when DP source issues AUX SET_POWER command on DPCD
register 00600h. In this st ate, AUX and HPD circuits are operational but the main
DP Link and L VDS Bus are put to high-impedance condition. The device will transition
back to Active state when the DP source sets the corresponding DPCD register bits to
‘DisplayPort D0/Normal Operation mode’. The I2C-bus interface will not be
operational in this state.
•Deep power-saving state: In this state PTN3460 is put to ultra low-power condition.
This is ef fected when PD_N is LOW. To get back to Active state, PD_N must be made
HIGH. The external interfaces (like I2C, AUX, DP, LVDS, configuration pins) will not be
operational.
8.3.8 Register interface — control and programmability
PTN3460 has a register interface that can be accessed by CPU/GPU or System
Controller to choose settings suit ably fo r the System a pplication n ee ds. Th e regi sters ca n
be read/written eithe r via DPAUX or I2C-bus interface. It is le ft to system inte grator choice
to use an interface to configure PTN3460.
PTN3460 provides greater level of configurability of certain parameters (e.g., LVDS output
swing, spreading depth, etc.) via registers beyond what is available through pins. The
register settings override the p in va lues. All re gisters must be con figured during p ower-on
initialization after HPDRX is HIGH. The registers and bit definitions are described in
“I2C-bus utility and programming guide for firmware and EDID update” (Ref. 3).
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 17 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
8.3.9 EDID handling
The DP source issues EDID reads using I2C-over-AUX transactions and PTN3460, in
turn, reads from the panel EDID ROM and passes back to the source. To support
seamless functi on ing of panels with out EDID ROM, the PTN346 0 can be prog ra mme d to
emulate EDID ROM and delivers internally stored EDID information to the source. Given
that EDID is specific to panels, PTN3460 enables system integrator to program EDID
information into embedded memory through DPAUX and I2C-bus interfaces. The
supported EDID ROM emulation size is 896 bytes (seven EDID data structures, each of
128 bytes).
9. Application design-in information
Figure 5 illustrates PTN3460 usage in a system context. The eDP inputs are connected to
DP source port on CPU/GPU and the LVDS outputs are connected to LVDS panel TCON.
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 18 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
Fig 5. Application diagram
002aag619
AUX_N
AUX_P
GND
DP0_P
DP0_N
VDD(1V8)
DP1_P
DP1_N
RST_N
PD_N
HPDRX
DEV_CFG
VDD(3V3)
VDD(3V3)
n.c.
n.c.
GNDREG
GNDREG
VDD(1V8)
TESTMODE
CFG1
CFG2
CFG3
MS_SDA
MS_SCL
BKLTEN
CFG4
PWMO
LVSAE_N
LVSAE_P
LVSBE_N
LVSBE_P
VDD(3V3)
LVSCE_N
LVSCE_P
LVSCKE_N
LVSCKE_P
PVCCEN
LVSDE_N
LVSDE_P
DDC_SDA
DDC_SCL
EPS_N
n.c.
LVSAO_N
LVSAO_P
LVSBO_N
LVSBO_P
VDD(3V3)
LVSCO_N
LVSCO_P
LVSCKO_N
LVSCKO_P
VDD(1V8)
LVSDO_N
LVSDO_P
42
41
40
39
38
37
36
35
34
33
32
31
30
29
1
2
3
4
5
6
7
8
9
10
11
12
13
14
U1
PTN3460
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
21
C11
0.01 μF
21
C10
0.01 μF
21
C9
1 μF
(25 V)
+3V3_REG
1 2
L3
FB
21
C8
0.47 μF
+3V3 DEV_CFG
DP_HPD
PD_N
DP_L1n
DP_L1p
DP_L0n
DP_L0p
DP_AUXp
DP_AUXn
21
C6
2.2 μF
12
L2
FB
1V8_REG
21
C5
0.1 μF
21
C7
0.01 μF
1V8_DP
21
C2
0.1 μF
1V8_REG
+3V3_IO
EPS_N
LVSAO_N
LVSAO_P
LVSBO_N
LVBSO_P
LVSCO_N
LVSCO_P
LVSCKO_N
LVSCKO_P
LVSDO_N
LVSDO_P
21
C1
2.2 μF
12
L1
FB
+3.3 V +3V3_IO
LVSAE_N
LVSAE_P
LVSBE_N
LVSBE_P
LVSCE_N
LVSCE_P
LVSCKE_N
LVSCKE_P
PVCCEN
LVSDE_N
LVSDE_P
DDC_SDA
DDC_SCL
12
C3
0.1 μF
12
C4
0.1 μF
TESTMODE
CFG1
CFG2
CFG3
MS_SDA
MS_SCL
BKLTEN
CFG4
PWMO
1V8_REG
21
C12
0.1 μF
21
C13
4.7 μF
GND
center pad
LVDS panel
and backlight
inverter
LVSAO_N
LVSAO_P
LVSBO_N
LVBSO_P
LVSCO_N
LVSCO_P
LVSCKO_N
LVSCKO_P
LVSDO_N
LVSDO_P
LVSAE_N
LVSAE_P
LVSBE_N
LVSBE_P
LVSCE_N
LVSCE_P
LVSCKE_N
LVSCKE_P
PVCCEN
LVSDE_N
LVSDE_P
DDC_SDA
DDC_SCL
BKLTEN
PWMO
configuration
options
CFG1
CFG2
CFG3
CFG4
MS_SCL
MS_SDA
eDP port or
PCH port D R1
100 kΩ
21
optional
DP_HPD
HPD pull-down
is integrated into
silicon (400 kΩ)
DP_HPD
21
C14
1 μF
(25 V)
(optional)
AUXP
AUXN
DP_AUXP
DP_AUXN
12
C19 0.1 μF
12
C20 0.1 μF
DP_LANE0P DP_L0p
12
C18 0.1 μF
DP_LANE0N DP_L0n
12
C17 0.1 μF
DP_LANE1P DP_L1p
12
C16 0.1 μF
DP_LANE1N DP_L1n
12
C15 0.1 μF
12
10 kΩ
R2
option
DEV_CFG
open: I2C-bus slave,
high address (0C0h)
LOW: I2C-bus slave (040h)
12
10 kΩ
R3
option
EPS_N
12
10 kΩ
R4
PD_N
12
10 kΩ
R5
TESTMODE
+3V3
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 19 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
10. Limiting values
[1] All voltage values, except differential voltages, are with respect to network gr ound terminal.
[2] Human Body Model: ANSI/EOS/ESD-S5.1-1994, standard for ESD sensitivity testing, Human Body Model
– Component level; Electrostatic Discharge Association, Rome, NY, USA.
[3] Charged-Device Model: ANSI/EOS/ESD-S5.3-1-1999, standard for ESD sensitivity testing,
Charged-Device Model – Component level; Electrostatic Discharge Association, Rome, NY, USA.
11. Recommended operating conditions
Table 14. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter Conditions Min Max Unit
VDD supply voltage [1] −0.3 +4.6 V
VIinput voltage 3.3 V CMOS inputs [1] −0.3 VDD +0.5 V
Tstg storage temperature −65 +150 °C
VESD electrostatic discharge
voltage HBM [2] - 8000 V
CDM [3] - 1000 V
Table 15. Operating conditions
Over operating free-air temperature range, unless otherwise noted.
Symbol Parameter Conditions Min Typ Max Unit
VDD(3V3) supply voltage (3.3 V) 3.0 3.3 3.6 V
VDD(1V8) supply voltage (1.8 V) 1.7 1.8 1.9 V
VIinput voltage 3.3 V CMOS inputs 0 3.3 3 .6 V
open-drain I/O with
respect to ground
(e.g., DDC_SCL,
DDC_SDA, MS_SDA,
MS_SCL)
055.5V
Tamb ambient temperature operating in free air 0 - 70 °C
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 20 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
12. Characteristics
12.1 Device characteristics
[1] Time for device to be ready after rising edge of RST_N.
12.2 Power consumption
[1] For Active mode power consumption, LVDS output swing of 300 mV is considered.
Table 16. Device characteristics
Over operating free-air temperature range, unless otherwise noted.
Symbol Parameter Conditions Min Typ Max Unit
tstartup start-up time device start-up time from power-on and
RST_N = HIGH; supply voltage within
operating range to specified operating
characteristics
--90ms
tw(rst) reset pulse width device is supplied with valid supply voltage 10 - - μs
td(rst) reset delay time[1] device is supplied with valid supply voltage - - 90 ms
td(pwrsave-act) delay time from
power-save to active time between PD_N going HIGH and HPD
raised HIGH by PTN3460; RST_N is HIGH.
Device is supplied with valid supply voltage.
--90ms
Table 17. Power con sumption
At operating free-air temperature of 25
°
C and under nominal supply value (unless otherwise noted).
Symbol Parameter Conditions Single supply mode
EPS_N = HIGH
or open
Dual supply mode
EPS_N = LOW Unit
Min Typ Max Min Typ Max
Pcons power
consumption Active mode;
1440 ×900 at 60 Hz;
24 bi ts per pixel; dual LVDS bus
[1] - 430 - - 290 - mW
Active mode;
1600 ×900 at 60 Hz;
24 bi ts per pixel; dual LVDS bus
[1] - 448 - - 305 - mW
Active mode;
1920 ×1200 at 60 Hz;
24-bits per pixel; dual LVDS bus
[1] - 570 - - 380 - mW
D3 mode/Power-saving mode;
when PTN3460 is set to
Power-saving mode via
‘SET_POWER’ AUX command by
eDP source; AUX and HPDRX
circuitry are only kept active
-27- -15-mW
Deep power-saving/Shutdown mode;
when PD_N is LOW and the device is
supplied with valid supply voltage
-5--2-mW
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 21 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
12.3 DisplayPort receiver characteristics
[1] Range is nominal ±350 ppm. DisplayPort channel RX does not require local crystal for channel clock generation.
[2] Up to 0.5 % down spreading is supported. Modulation frequency range of 30 kHz to 33 kHz is supported.
[3] Informative; refer to Figure 6 for definition of differential voltage.
[4] Common-mode voltage is equal to Vbias_RX voltage.
[5] Total drive current of the input bias circuit when it is shorted to its ground.
[6] Minimum CDR tracking bandwidth at the receiver when the input is repetition of D10.2 symbols without scrambling.
Table 18. DisplayPort receiver main channel characteristics
Over operating free-air temperature range (unless otherwise noted).
Symbol Parameter Conditions Min Typ Max Unit
UI unit interval high bit rate
(2.7 Gbit/s per lane) [1] -370-ps
reduced bi t ra te
(1.62 Gbit/s per lane) [1] -617-ps
ΔfDOWN_SPREAD link clock down spreading [2] 0- 0.5%
CRX AC coupling capacitor 75 - 200 nF
VRX_DIFFp-p differential input peak-to-peak
voltage at receiver package pins
high bit rate
(2.7 Gbit/s per lane) [3] 120 - - mV
reduced bi t ra te
(1.62 Gbit/s per lane) [3] 40 - - mV
VRX_DC_CM RX DC common mode voltage [4] 0- 2.0V
IRX_SHORT RX short-circuit current limit [5] --50mA
fRX_TRACKING_BW jitter tracking bandwidth [6] --20MHz
Geq(max) maximum equalization gain at 1.35 GHz - 15 - dB
pre-emphasis = 20Log(VDIFF_PRE / VDIFF)
Fig 6. Definition of pre-emphasis and differential voltage
002aaf363
VD+
VCM
VD−
VDIFF_PRE VDIFF
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 22 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
12.4 DisplayPort AUX characteristics
[1] Results in the bit rate of 1 Mbit/s including the overhead of Manchester II coding.
[2] Maximum allowable UI variation within a single transaction at connector pins of a transmitting device. Equal to 24 ns maximum.
The transmitting device is a source device for a request transaction and a sink device for a reply transaction.
[3] Maximum allowable UI variation within a single transaction at connector pins of a re ceiving device. Equal to 30 ns maximum.
The transmitting device is a source device for a request transaction and a sink device for a reply transaction.
[4] VAUX_DIFFp-p =2×|VAUX_P −VAUX_N|.
[5] Common-mode voltage is equal to Vbias_TX (or Vbias_RX) voltage.
[6] Steady-state common-mode voltage shift between transmit and receive modes of operation.
[7] Total drive current of the transmitter when it is shorted to its ground.
[8] The AUX channel AC-coupling capacitor placed both on the DisplayPort source and sink devices.
Table 19. DisplayPor t AUX characteristics
Symbol Parameter Conditions Min Typ Max Unit
UI unit interval [1] 0.4 0.5 0.6 μs
tjit(cc) cycle-to-cycle jitter time transmitting device [2] - - 0.04 UI
receiving device [3] - - 0.05 UI
VAUX_DIFFp-p AUX dif ferential peak-to-peak voltage transmitting device [4] 0.39 - 1.38 V
receiving device [4] 0.32 - 1.36 V
RAUX_TERM(DC) AUX CH termination DC resistance informative - 100 - Ω
VAUX_DC_CM AUX DC common-mode voltage [5] 0- 2.0V
VAUX_TURN_CM AUX turnaround common-mo de voltage [6] --0.3V
IAUX_SHORT AUX short-circuit current limit [7] --90mA
CAUX AUX AC coupling capacitor [8] 75 - 200 nF
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 23 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
12.5 LVDS interface characteristics
12.6 Control inputs and outputs
[1] For DDC_SCL, DDC_SDA, MS_SCL, MS_SDA characteristics, please refer to UM10204, “I2C-bus specification and user manual”
(Ref. 11).
Table 20. LVDS interface characteristics
Symbol Parameter Conditions Min Typ Max Unit
Vo(dif)(p-p) peak-to-peak differential
output voltage RL = 100 Ω;
CFG4 pin is open and LVDS interface
control 2 register in default value
250 300 350 mV
ΔVo(dif) differential output voltage
variation RL = 100 Ω;
change in differential output voltage
between complementary output states
--50mV
Vcm common-mode voltage RL = 100 Ω1.125 1.2 1.375 V
IOS output short-circuit current RL = 100 Ω--24mA
IOZ output 3-state circuit current RL = 100 Ω; LVDS outp ut s are 3- st ated;
receiver biasing at 1.2 V --20μA
trrise time RL = 100 Ω; from 20 % to 80 % - - 390 ps
tffall time RL = 100 Ω; from 80 % to 20 % - - 390 ps
tsk skew time intra-pair skew between differential
pairs --50ps
inter-pair skew between 2 adjacent
LVDS channels --200ps
m modulation index for center spreading
minimum modulati on depth - 0 - %
maximum modulation depth - 2.5 - %
fmod modulation frequency center spreading 30 - 100 kHz
Table 21. Control input and output characteristics
Symbol Parameter Conditions Min Typ Max Unit
Signal output pins — PVCCEN, BKLTEN, HPDRX, PWMO
VOH HIGH-level output voltage IOH =−2mA 2.4 - - V
VOL LOW-level output voltage IOL =2mA - - 0.4 V
Control input pi ns — R S T_N, PD_N, TESTMODE, DEV_CFG, CFG[4:1]
VIH HIGH-level input voltage 0.7VDD(3V3) -- V
VIL LOW-level input voltage - - 0.3VDD(3V3) V
Control input pin — EPS_N
VIH HIGH-level input voltage 0.7VDD(3V3) -- V
VIL LOW-level input voltage - - 0.2VDD(3V3) V
DDC_SDA, DDC_SCL, MS_SDA, MS_SCL[1]
VIH HIGH-level input voltage 0.7VDD(3V3) -5.25 V
VIL LOW-level input voltage - - 0.3VDD(3V3) V
IOL LOW-level output current static output; VOL = 0.4 V 3.0 - - mA
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 24 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
13. Package outline
Fig 7. Package outline SOT949-2 (HVQFN56)
15
References
Outline
version
European
projection Issue date
IEC JEDEC JEITA
SOT949-2 MO-220
sot949-2_po
11-09-06
11-09-16
Unit
mm
max
nom
min
1.00
0.80
0.05 7.1 4.85 7.1 4.05
5.2 5.2 0.1
A(1)
Dimensions
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
HVQFN56: plastic thermal enhanced very thin quad flat package; no leads;
56 terminals; body 7 x 7 x 0.85 mm SOT949-2
A1DD
hEE
hy1
e
0.4
e1e2L
0.4
vw
0.05
0.5
y
0.02 7.0 4.70 7.0 3.90 0.05 0.1
0.3
0.00
A3
0.2
6.9 4.55 6.9 3.75
0 5 mm
scale
detail X
terminal 1
index area
terminal 1
index area
B
e
e1/2 e
1/2 e
0.85
A
A
D
E
L
4356
28
14
1
29
42
A1
Eh
b
Dh
A3
b
0.30
0.21
0.18
C
y
C
y1
X
e2
e1
AC B
v
wA
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 25 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
14. Packing information
Figure 8 is an example of the labe l that would be placed on the product shipment box and
the tape/reel.
15. Soldering of SMD packages
This text provides a very brief insight into a complex technology. A more in-depth account
of soldering ICs can be found in Application Note AN10365 “Surface mount reflow
soldering description”.
15.1 Introduction to soldering
Soldering is one of the most common methods through which packages are attached to
Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both
the mechanical and the electrical connection. There is no single soldering method that is
ideal for all IC packages. Wave soldering is often preferred when through-hole and
Surface Mount Devices (SMDs) are mixed on on e printed wiring board; however, it is not
suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high
densities that come with increased miniaturization.
Fig 8. Packing label example
002aag652
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 26 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
15.2 Wave and reflow soldering
W ave soldering is a joining te chnology in which the joints are m ade by solder coming from
a standing wave of liquid solder. The wave soldering process is suitable for the following:
•Through-hole components
•Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
Not all SMDs can be wave soldered. Packages with solder balls, and some leadless
packages which have solde r lands underneath the body, cannot be wave soldered. Also,
leaded SMDs with leads ha ving a pitch smaller than ~0.6 mm cannot be wave solder ed,
due to an increased probability of bridging.
The reflow soldering process involves applying solder paste to a board, followed by
component placement and exposure to a temperatur e profile. Leaded packages,
packages with solder balls, and leadless packages are all reflow solderable.
Key characteristics in both wave and reflow soldering are:
•Board specifications, including the board finish, solder masks and vias
•Package footprints, including solder thieves and orie ntation
•The moisture sensitivity level of the packages
•Package placement
•Inspection and repair
•Lead-free soldering ve rsus SnPb soldering
15.3 Wave soldering
Key characteristics in wave soldering are:
•Process issues, such as application of adhesive and flux, clinching of leads, board
transport, the solder wave parameters, and the time during which components are
exposed to the wave
•Solder bath specifications, including temperature and impurities
15.4 Reflow soldering
Key characteristics in reflow soldering are :
•Lead-free ve rsus SnPb soldering; note th at a lead-free reflow process usua lly leads to
higher minimum peak temperatures (see Figure 9) than a SnPb process, thus
reducing the process window
•Solder paste printing issues including smearing, release, and adjusting the process
window for a mix of large and small components on one board
•Reflow temperature profile; this profile includes preheat, reflow (in which the board is
heated to the peak temperature) an d cooling down. It is imperative that the peak
temperature is high enoug h for the solder to make reliable solder joint s (a solder paste
characteristic). In addition, the peak temperature must be low enough that the
packages and/or boards are not damaged. The peak temperature of the package
depends on p ackage thickness and volume and is classified in accord ance with
Table 22 and 23
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 27 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
Moisture sensitivity precautions, as indicated on the packing, must be respected at all
times.
Studies have shown that small packages reach higher temperatures during reflow
soldering, see Figure 9.
For further informa tion on temperature profiles, refer to Application Note AN10365
“Surface mount reflow soldering description”.
Table 22. SnPb eutectic process (from J-STD-020C)
Package thickness (mm) Package reflow temperature (°C)
Volume (mm3)
< 350 ≥ 350
< 2.5 235 220
≥ 2.5 220 220
Table 23. Lead-free process (from J-ST D-020C)
Package thickness (mm) Package reflow temperature (°C)
Volume (mm3)
< 350 350 to 2000 > 2000
< 1.6 260 260 260
1.6 to 2.5 260 250 245
> 2.5 250 245 245
MSL: Moisture Sensitivity Level
Fig 9. Temperature profiles for large and small components
001aac844
temperature
time
minimum peak temperature
= minimum soldering temperature
maximum peak temperature
= MSL limit, damage level
peak
temperature
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 28 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
16. Abbreviations
Table 24. Ab breviations
Acronym Description
AIO All In One
AUX Auxiliary channel
BIOS Basic Input/Output System
bpp bits per pixel
CDM Charged-Device Model
CDR Clock Data Recovery
CPU Central Processing Unit
DDC Data Display Channel
DP DisplayPort
DPCD DisplayPort Configuration Data
EDID Extended Display Identification Data
eDP embedded DisplayPort
EMI ElectroMagnetic Interference
ESD ElectroStatic Discharge
GPU Graphics Processor Unit
HBM Human Body Model
HBR High Bit Rate (2.7 Gbit/s) of DisplayPort specification
HPD Hot Plug Detect signal of DisplayPort or LVDS interface
I/O Input/Output
I2C-bus Inter-Integrated Circuit bus
IC Integrated Circuit
LV DS Low-Voltage Differential Signaling
NVM Non-Volatile Memory
PCB Printed-Circuit Board
POR Power-On Reset
PWM Pulse Width Modulation (or Modulator)
RBR Reduced Bit Rate (1.62 Gbit/s) of DisplayPort specificatio n
RGB Red/Green/Blue
ROM Read Only Memory
Rx Receive
SSC Spread Spectrum Clock
TCON Timing CONtroller
Tx Transmit
UI Unit Interval
VESA Video Electronics Standards Association
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 29 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
17. References
[1] UM10492, PTN3460 eDP to LVDS bridge IC application board user manual —
2011
[2] AN11088, PTN3460 system design and PCB layout guidelines — 2011
[3] AN11128, PTN3460 programming guide — 2011
[4] AN11133, PTN3460 FoA (Flash-over-AUX) utility user’s guide — 2011
[5] AN11134, PTN3460 DPCD utility user’s guide — 2011
[6] VESA DisplayPort standard — version 1, revision 1a; January 11, 2008
[7] VESA DisplayPort standard — version 1, revision 2; January 5, 2010
[8] VESA embedded DisplayPort standard — version 1.2; May 5, 2010
[9] VESA embedded DisplayPort standard — version 1.1, October 23, 2009
[10] ANSI/TIA/EIA-644-A-2001, Electric al characteris tics of Low Volt age Different ial
Signaling (LVDS) Interface Circuits — approved: January 30, 2001
[11] UM10204, I2C-bus specification and user manual — NXP Semiconductors
18. Revision history
Table 25. Revision history
Document ID Release date Data sheet status Change notice Supersedes
PTN3460 v.1 <tbd> Product data sheet - -
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 30 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
19. Legal information
19.1 Data sheet status
[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term ‘short data sheet’ is explained in section “Definitions”.
[3] The product status of de vice(s) descr ibed in th is document m ay have cha nged since thi s document w as publish ed and may di ffe r in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
19.2 Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warrant ies as to t he accuracy or completeness of
information included herein and shall have no liab ility for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and tit le. A short data sh eet is intended
for quick reference only and shou ld not b e relied u pon to cont ain det ailed and
full information. For detailed and full informatio n see the relevant full data
sheet, which is available on request via the local NXP Semicond uctors sales
office. In case of any inconsisten cy or conf lict with the short data sheet, the
full data sheet shall pre va il.
Product specificatio n — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to off er functions and qualities beyond those described in the
Product data sheet.
19.3 Disclaimers
Limited warr a nty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warrant ies, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information.
In no event shall NXP Semiconductors be liable for any indirect , incidental,
punitive, special or consequ ential damages (including - wit hout limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconduct ors’ aggregate and cumulati ve liability toward s
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all informa tion supplied prior
to the publication hereof .
Suitability for use — NXP Semiconductors product s are not designed,
authorized or warranted to be suit able for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors pro duct can reasonably be expected
to result in perso nal injury, death or severe propert y or environment al
damage. NXP Semiconductors accepts no liab ility for inclusion and/or use of
NXP Semiconductors products in such equipment or applications and
therefore such inclusion and/or use is at the customer’s own risk.
Applications — Applications that are described herein for any of these
products are for il lustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and ope ration of their applications
and products using NXP Semiconductors product s, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the NXP
Semiconductors product is suit able and fit for the custome r’s applications and
products planned, as well as fo r the planned application and use of
customer’s third party customer(s). Custo mers should provide appropriate
design and operating safeguards to minimize the risks associated with t heir
applications and products.
NXP Semiconductors does not accept any liabili ty related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party custo mer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications and
the products or of the application or use by cust omer’s third party
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress rating s only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individua l agreement. In case an individual
agreement is concluded only the ter m s and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
No offer to sell or license — Nothing i n this document may be interpreted or
construed as an of fer t o sell product s that is open for accept ance or the gr ant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein
may be subject to export control regulatio ns. Export might require a prior
authorization from competent authorities.
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contains data from the objective specificati on for product development.
Preliminary [short] dat a sheet Qualification This document contains data from the preliminary specification.
Product [short] data sheet Production This document contains the product specification.
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 1.0 — 2 December 2011 31 of 32
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
Non-automotive qualified products — Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,
the product is not suitable for automotive use. It i s neit her qualif ied nor test ed
in accordance with automotive testing or application requirements. NXP
Semiconductors accepts no liability for inclusion and/or use of
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automot ive specifications and standards, custome r
(a) shall use the product without NXP Semiconductors’ warranty of the
product for such au tomotive applications, use and specifica tions, and (b)
whenever customer uses the product for automotive applications beyond
NXP Semiconductors’ specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies NXP Semiconduct ors for an y
liability, damages or failed produ ct cl aims resulting from custome r design and
use of the product for automotive applications beyond NXP Semiconductors’
standard warranty and NXP Semiconductors’ product specif ications.
19.4 Trademarks
Notice: All referenced b rands, produc t names, service names and trademarks
are the property of their respective ow ners.
20. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
DRAFT
DRAFT DRAFT DR
DRAFT DRAFT DRAFT DRAF
DRAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA
NXP Semiconductors PTN3460
eDP to LVDS bridge IC
© NXP B.V. 2011. All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 2 December 2011
Document identifi er: PTN3460
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
21. Contents
1 General description. . . . . . . . . . . . . . . . . . . . . . 1
2 Features and benefits . . . . . . . . . . . . . . . . . . . . 1
2.1 Device features. . . . . . . . . . . . . . . . . . . . . . . . . 1
2.2 DisplayPort receiver features . . . . . . . . . . . . . . 2
2.3 LVDS transmitter features. . . . . . . . . . . . . . . . . 2
2.4 Control and system features. . . . . . . . . . . . . . . 2
2.5 General. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
4 System context diagram . . . . . . . . . . . . . . . . . . 3
5 Ordering information. . . . . . . . . . . . . . . . . . . . . 3
6 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4
7 Pinning information. . . . . . . . . . . . . . . . . . . . . . 5
7.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
7.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 6
8 Functional description . . . . . . . . . . . . . . . . . . . 8
8.1 DisplayPort receiver . . . . . . . . . . . . . . . . . . . . . 8
8.1.1 DPCD registers. . . . . . . . . . . . . . . . . . . . . . . . . 9
8.2 LVDS transmitter. . . . . . . . . . . . . . . . . . . . . . . 10
8.3 System control and operation. . . . . . . . . . . . . 13
8.3.1 Reset, power-d own and power-on
initialization. . . . . . . . . . . . . . . . . . . . . . . . . . . 13
8.3.2 LVDS panel control. . . . . . . . . . . . . . . . . . . . . 14
8.3.3 Panel power sequencing . . . . . . . . . . . . . . . . 15
8.3.4 Termination resistors . . . . . . . . . . . . . . . . . . . 16
8.3.5 Reference clock input. . . . . . . . . . . . . . . . . . . 16
8.3.6 Power supply . . . . . . . . . . . . . . . . . . . . . . . . . 16
8.3.7 Power management . . . . . . . . . . . . . . . . . . . . 16
8.3.8 Register interface — control and
programmability . . . . . . . . . . . . . . . . . . . . . . . 16
8.3.9 EDID handling . . . . . . . . . . . . . . . . . . . . . . . . 16
9 Appl ication design-in information . . . . . . . . . 17
10 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . 19
11 Recommended operating conditions. . . . . . . 19
12 Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . 20
12.1 Device characteristics. . . . . . . . . . . . . . . . . . . 20
12.2 Power consumption . . . . . . . . . . . . . . . . . . . . 20
12.3 DisplayPort receiver characteristics . . . . . . . . 21
12.4 DisplayPort AUX characteristics. . . . . . . . . . . 22
12.5 LVDS interface characteristics . . . . . . . . . . . . 23
12.6 Control inputs and outputs . . . . . . . . . . . . . . . 23
13 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 24
14 Packing information . . . . . . . . . . . . . . . . . . . . 25
15 Soldering of SMD packages . . . . . . . . . . . . . . 25
15.1 Introductio n to soldering . . . . . . . . . . . . . . . . . 25
15.2 Wave and reflow soldering . . . . . . . . . . . . . . . 26
15.3 Wave soldering . . . . . . . . . . . . . . . . . . . . . . . 26
15.4 Reflow soldering . . . . . . . . . . . . . . . . . . . . . . 26
16 Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 28
17 References. . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
18 Revision history . . . . . . . . . . . . . . . . . . . . . . . 29
19 Legal information . . . . . . . . . . . . . . . . . . . . . . 30
19.1 Data sheet status. . . . . . . . . . . . . . . . . . . . . . 30
19.2 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
19.3 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . 30
19.4 Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . 31
20 Contact information . . . . . . . . . . . . . . . . . . . . 31
21 Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
