TMP102 www.ti.com ............................................................................................................................................... SBOS397B - AUGUST 2007 - REVISED OCTOBER 2008 Low Power Digital Temperature Sensor With SMBusTM/Two-Wire Serial Interface in SOT563 FEATURES 1 * TINY SOT563 PACKAGE * ACCURACY: 0.5C (-25C to +85C) * LOW QUIESCENT CURRENT: 10A Active (max) 1A Shutdown (max) * SUPPLY RANGE: 1.4V to 3.6V * RESOLUTION: 12 Bits * DIGITAL OUTPUT: Two-Wire Serial Interface 23 APPLICATIONS * * * * * * * * * PORTABLE AND BATTERY-POWERED APPLICATIONS POWER-SUPPLY TEMPERATURE MONITORING COMPUTER PERIPHERAL THERMAL PROTECTION NOTEBOOK COMPUTERS BATTERY MANAGEMENT OFFICE MACHINES THERMOSTAT CONTROLS ELECTROMECHANICAL DEVICE TEMPERATURES GENERAL TEMPERATURE MEASUREMENTS: Industrial Controls Test Equipment Medical Instrumentations DESCRIPTION The TMP102 is a two-wire, serial output temperature sensor available in a tiny SOT563 package. Requiring no external components, the TMP102 is capable of reading temperatures to a resolution of 0.0625C. The TMP102 features SMBus and two-wire interface compatibility, and allows up to four devices on one bus. It also features an SMB alert function. The TMP102 is ideal for extended temperature measurement in a variety of communication, computer, consumer, environmental, industrial, and instrumentation applications. The device is specified for operation over a temperature range of -40C to +125C. Temperature SCL GND ALERT 1 2 3 Diode Temp. Sensor Control Logic 6 DS A/D Converter Serial Interface 5 OSC Config. and Temp. Register 4 SDA V+ ADD0 TMP102 1 2 3 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SMBus is a trademark of Intel, Inc. All other trademarks are the property of their respective owners. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright (c) 2007-2008, Texas Instruments Incorporated TMP102 SBOS397B - AUGUST 2007 - REVISED OCTOBER 2008 ............................................................................................................................................... www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. ORDERING INFORMATION (1) (1) PRODUCT PACKAGE-LEAD PACKAGE DESIGNATOR PACKAGE MARKING TMP102 SOT563 DRL CBZ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com. ABSOLUTE MAXIMUM RATINGS (1) PARAMETER TMP102 UNIT Supply Voltage 3.6 V Input Voltage (2) -0.5 to +3.6 V Operating Temperature -55 to +150 C Storage Temperature -60 to +150 C Junction Temperature ESD Rating (1) (2) +150 C Human Body Model (HBM) 2000 V Charged Device Model (CDM) 1000 V Machine Model (MM) 200 V Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported. Input voltage rating applies to all TMP102 input voltages. PIN CONFIGURATION DRL Package SOT563 Top View 1 GND 2 ALERT 3 CBZ 2 SCL 6 SDA 5 V+ 4 ADD0 Submit Documentation Feedback Copyright (c) 2007-2008, Texas Instruments Incorporated Product Folder Link(s): TMP102 TMP102 www.ti.com ............................................................................................................................................... SBOS397B - AUGUST 2007 - REVISED OCTOBER 2008 ELECTRICAL CHARACTERISTICS At TA = +25C and VS = +1.4V to +3.6V, unless otherwise noted. TMP102 PARAMETER CONDITIONS MIN TYP MAX UNIT TEMPERATURE INPUT Range -40 Accuracy (Temperature Error) +125 C -25C to +85C 0.5 2 C -40C to +125C 1 3 C 0.2 0.5 C/V vs Supply Resolution 0.0625 C DIGITAL INPUT/OUTPUT Input Logic Levels: VIH 0.7 (V+) 3.6 VIL -0.5 0.3 (V+) V 1 A Input Current IIN 0 < VIN < 3.6V V Output Logic Levels: VOL SDA VOL ALERT V+ > 2V, IOL = 3mA 0 0.4 V V+ < 2V, IOL = 3mA 0 0.2 (V+) V V+ > 2V, IOL = 3mA 0 0.4 V V+ < 2V, IOL = 3mA 0 0.2 (V+) Resolution 12 Conversion Time 26 Conversion Modes V Bit 35 ms CR1 = 0, CR0 = 0 0.25 Conv/s CR1 = 0, CR0 = 1 1 Conv/s CR1 = 1, CR0 = 0 (default) 4 Conv/s CR1 = 1, CR0 = 1 8 Timeout Time 30 Conv/s 40 ms POWER SUPPLY Operating Supply Range Quiescent Current Shutdown Current +1.4 IQ Serial Bus Inactive, CR1 = 1, CR0 = 0 (default) 7 +3.6 V 10 A A Serial Bus Active, SCL Frequency = 400kHz 15 Serial Bus Active, SCL Frequency = 3.4MHz 85 Serial Bus Inactive 0.5 Serial Bus Active, SCL Frequency = 400kHz 10 A Serial Bus Active, SCL Frequency = 3.4MHz 80 A ISD A 1 A TEMPERATURE RANGE Specified Range -40 +125 Operating Range -55 +150 Thermal Resistance, SOT563 JA 260 Submit Documentation Feedback Copyright (c) 2007-2008, Texas Instruments Incorporated Product Folder Link(s): TMP102 C C C/W 3 TMP102 SBOS397B - AUGUST 2007 - REVISED OCTOBER 2008 ............................................................................................................................................... www.ti.com TYPICAL CHARACTERISTICS At TA = +25C and V+ = 3.3V, unless otherwise noted. SHUTDOWN CURRENT vs TEMPERATURE 20 10 18 9 16 8 14 7 12 6 10 ISD (mA) IQ (mA) QUIESCENT CURRENT vs TEMPERATURE (4 Conversions per Second) 3.6V Supply 8 6 3.6V Supply 4 3 4 1.4V Supply 2 1.4V Supply 2 1 0 0 -60 -40 -20 0 20 40 60 80 100 120 140 160 40 60 80 100 120 140 160 Figure 1. Figure 2. CONVERSION TIME vs TEMPERATURE QUIESCENT CURRENT vs BUS FREQUENCY (Temperature at 3.3V Supply) 100 38 90 36 80 34 70 1.4V Supply 30 20 Temperature (C) 40 32 0 -60 -40 -20 Temperature (C) IQ (mA) Conversion Time (ms) 5 60 50 40 28 26 3.6V Supply +125C 30 24 20 22 10 +25C -55C 0 20 -60 -40 -20 0 20 40 60 80 1k 100 120 140 160 10k 100k 1M 10M Temperature (C) Bus Frequency (Hz) Figure 3. Figure 4. TEMPERATURE ERROR vs TEMPERATURE TEMPERATURE ERROR AT +25C 2.0 1.0 Population Temperature Error (C) 1.5 0.5 0 -0.5 -1.0 -1.5 0.45 0.35 0.25 100 120 140 160 0.15 80 0.05 60 -0.05 40 Temperature (C) -0.15 20 -0.25 0 -0.35 -60 -40 -20 -0.45 -2.0 Temperature Error (C) Figure 5. 4 Figure 6. Submit Documentation Feedback Copyright (c) 2007-2008, Texas Instruments Incorporated Product Folder Link(s): TMP102 TMP102 www.ti.com ............................................................................................................................................... SBOS397B - AUGUST 2007 - REVISED OCTOBER 2008 APPLICATION INFORMATION The TMP102 is a digital temperature sensor that is optimal for thermal-management and thermalprotection applications. The TMP102 is two-wire- and SMBus interface-compatible, and is specified over a temperature range of -40C to +125C. Pull-up resistors are required on SCL, SDA, and ALERT. A 0.01F bypass capacitor is recommended, as shown in Figure 7. V+ POINTER REGISTER Figure 8 shows the internal register structure of the TMP102. The 8-bit Pointer Register of the device is used to address a given data register. The Pointer Register uses the two LSBs (see Table 11) to identify which of the data registers should respond to a read or write command. Table 1 identifies the bits of the Pointer Register byte. During a write command, P2 through P7 must always be '0'. Table 2 describes the pointer address of the registers available in the TMP102. Power-up reset value of P1/P0 is '00'. By default, the TMP102 reads the temperature on power-up. 0.01mF 5 To Two-Wire Controller SCL 1 SDA 6 4 TMP102 3 Pointer Register ADD0 ALERT (Output) Temperature Register 2 NOTE: SCL, SDA, and ALERT pins require pull-up resistors. SCL Configuration Register GND I/O Control Interface Figure 7. Typical Connections TLOW Register The temperature sensor in the TMP102 is the chip itself. Thermal paths run through the package leads, as well as the plastic package. The lower thermal resistance of metal causes the leads to provide the primary thermal path. To maintain accuracy in applications requiring air or surface temperature measurement, care should be taken to isolate the package and leads from ambient air temperature. A thermally-conductive adhesive is helpful in achieving accurate surface temperature measurement. SDA THIGH Register Figure 8. Internal Register Structure Table 1. Pointer Register Byte P7 P6 P5 P4 P3 P2 0 0 0 0 0 0 P1 P0 Register Bits Table 2. Pointer Addresses P1 P0 REGISTER 0 0 Temperature Register (Read Only) 0 1 Configuration Register (Read/Write) 1 0 TLOW Register (Read/Write) 1 1 THIGH Register (Read/Write) Submit Documentation Feedback Copyright (c) 2007-2008, Texas Instruments Incorporated Product Folder Link(s): TMP102 5 TMP102 SBOS397B - AUGUST 2007 - REVISED OCTOBER 2008 ............................................................................................................................................... www.ti.com TEMPERATURE REGISTER The Temperature Register of the TMP102 is configured as a 12-bit, read-only register (Configuration Register EM bit = '0', see the Extended Mode section), or as a 13-bit, read-only register (Configuration Register EM bit = '1') that stores the output of the most recent conversion. Two bytes must be read to obtain data, and are described in Table 3 and Table 4. Note that byte 1 is the most significant byte, followed by byte 2, the least significant byte. The first 12 bits (13 bits in Extended mode) are used to indicate temperature. The least significant byte does not have to be read if that information is not needed. The data format for temperature is summarized in Table 5 and Table 6. One LSB equals 0.0625C. Negative numbers are represented in binary twos complement format. Following power-up or reset, the Temperature Register will read 0C until the first conversion is complete. Bit D0 of byte 2 indicates Normal mode (EM bit = '0') or Extended mode (EM bit = '1') and can be used to distinguish between the two temperature register data formats. The unused bits in the Temperature Register always read '0'. Table 3. Byte 1 of Temperature Register(1) D7 D6 D5 D4 D3 D2 D1 D0 T11 T10 T9 T8 T7 T6 T5 T4 (T12) (T11) (T10) (T9) (T8) (T7) (T6) (T5) (1) Extended mode 13-bit configuration shown in parenthesis. Table 4. Byte 2 of Temperature Register(1) D7 D6 D5 D4 D3 D2 D1 T3 T2 T1 T0 0 0 0 D0 0 (T4) (T3) (T2) (T1) (T0) (0) (0) (1) (1) Extended mode 13-bit configuration shown in parenthesis. Table 5. 12-Bit Temperature Data Format (1) (1) TEMPERATURE (C) DIGITAL OUTPUT (BINARY) HEX 128 0111 1111 1111 7FF 127.9375 0111 1111 1111 7FF 100 0110 0100 0000 640 80 0101 0000 0000 500 75 0100 1011 0000 4B0 50 0011 0010 0000 320 25 0001 1001 0000 190 0.25 0000 0000 0100 004 0 0000 0000 0000 000 -0.25 1111 1111 1100 FFC -25 1110 0111 0000 E70 -55 1100 1001 0000 C90 The resolution for the Temp ADC in Internal Temperature mode is 0.0625C/count. For positive temperatures (for example, +50C): Twos complement is not performed on positive numbers. Therefore, simply convert the number to binary code with the 12-bit, left-justified format, and MSB = 0 to denote a positive sign. Example: (+50C)/(0.0625C/count) = 800 = 320h = 0011 0010 0000 For negative temperatures (for example, -25C): Generate the twos complement of a negative number by complementing the absolute value binary number and adding 1. Denote a negative number with MSB = 1. Example: (|-25C|)/(0.0625C/count) = 400 = 190h = 0001 1001 0000 Twos complement format: 1110 0110 1111 + 1 = 1110 0111 0000 6 Submit Documentation Feedback Copyright (c) 2007-2008, Texas Instruments Incorporated Product Folder Link(s): TMP102 TMP102 www.ti.com ............................................................................................................................................... SBOS397B - AUGUST 2007 - REVISED OCTOBER 2008 Table 6. 13-Bit Temperature Data Format TEMPERATURE (C) DIGITAL OUTPUT (BINARY) HEX 150 0 1001 0110 0000 0960 128 0 1000 0000 0000 0800 127.9375 0 0111 1111 1111 07FF 100 0 0110 0100 0000 0640 80 0 0101 0000 0000 0500 75 0 0100 1011 0000 04B0 50 0 0011 0010 0000 0320 25 0 0001 1001 0000 0190 0.25 0 0000 0000 0100 0004 0 0 0000 0000 0000 0000 -0.25 1 1111 1111 1100 1FFC -25 1 1110 0111 0000 1E70 -55 1 1100 1001 0000 1C90 CONFIGURATION REGISTER ALERT (AL Bit) The Configuration Register is a 16-bit read/write register used to store bits that control the operational modes of the temperature sensor. Read/write operations are performed MSB first. The format and power-up/reset value of the Configuration Register is shown in Table 7. For compatibility, the first byte corresponds to the Configuration Register in the TMP75 and TMP275. All registers are updated byte by byte. The AL bit is a read-only function. Reading the AL bit will provide information about the comparator mode status. The state of the POL bit inverts the polarity of data returned from the AL bit. For POL = 0, the AL bit will read as '1' until the temperature equals or exceeds THIGH for the programmed number of consecutive faults, causing the AL bit to read as '0'. The AL bit will continue to read as '0' until the temperature falls below TLOW for the programmed number of consecutive faults, when it will again read as '1'. The status of the TM bit does not affect the status of the AL bit. Table 7. Configuration and Power-Up/Reset Format BYTE 1 2 D7 D6 D5 D4 D3 D2 D1 D0 OS R1 R0 F1 F0 POL TM SD 0 1 1 0 0 0 0 0 CR1 CR0 AL EM 0 0 0 0 1 0 1 0 0 0 0 0 EXTENDED MODE (EM) The Extended mode bit configures the device for Normal mode operation (EM = 0) or Extended mode operation (EM = 1). In Normal mode, the Temperature Register and high- and low-limit registers use a 12-bit data format. Normal mode is used to make the TMP102 compatible with the TMP75. Extended mode (EM = 1) allows measurement of temperatures above +128C by configuring the Temperature Register, and high- and low-limit registers, for 13-bit data format. CONVERSION RATE The conversion rate bits, CR1 and CR0, configure the TMP102 for conversion rates of 8Hz, 4Hz, 1Hz, or 0.25Hz. The default rate is 4Hz. The TMP102 has a typical conversion time of 26ms. To achieve different conversion rates, the TMP102 makes a conversion and after that powers down and waits for the appropriate delay set by CR1 and CR0. Table 8 shows the settings for CR1 and CR0. Table 8. Conversion Rate Settings CR1 CR0 CONVERSION RATE 0 0 0.25Hz 0 1 1Hz 1 0 4Hz (default) 1 1 8Hz Submit Documentation Feedback Copyright (c) 2007-2008, Texas Instruments Incorporated Product Folder Link(s): TMP102 7 TMP102 SBOS397B - AUGUST 2007 - REVISED OCTOBER 2008 ............................................................................................................................................... www.ti.com After power-up or general-call reset, the TMP102 immediately starts a conversion, as shown in Figure 9. The first result is available after 26ms (typical). The active quiescent current during conversion is 40A (typical at +27C). The quiescent current during delay is 2.2A (typical at +27C). Delay TLOW TMP102 ALERT PIN (Comparator Mode) POL = 0 (1) TMP102 ALERT PIN (Interrupt Mode) POL = 0 26ms 26ms Startup THIGH Measured Temperature TMP102 ALERT PIN (Comparator Mode) POL = 1 Start of Conversion TMP102 ALERT PIN (Interrupt Mode) POL = 1 NOTE: (1) Delay is set by CR1 and CR0. Figure 9. Conversion Start Read SHUTDOWN MODE (SD) The Shutdown mode bit saves maximum power by shutting down all device circuitry other than the serial interface, reducing current consumption to typically less than 0.5A. Shutdown mode is enabled when the SD bit is '1'; the device shuts down when current conversion is completed. When SD is equal to '0', the device maintains a continuous conversion state. THERMOSTAT MODE (TM) The Thermostat mode bit indicates to the device whether to operate in Comparator mode (TM = 0) or Interrupt mode (TM = 1). For more information on comparator and interrupt modes, see the High- and Low-Limit Registers section. POLARITY (POL) The Polarity bit allows the user to adjust the polarity of the ALERT pin output. If POL = 0, the ALERT pin will be active low, as shown in Figure 10. For POL = 1, the ALERT pin will be active high, and the state of the ALERT pin is inverted. 8 Read Read Time Figure 10. Output Transfer Function Diagrams FAULT QUEUE (F1/F0) A fault condition exists when the measured temperature exceeds the user-defined limits set in the THIGH and TLOW registers. Additionally, the number of fault conditions required to generate an alert may be programmed using the fault queue. The fault queue is provided to prevent a false alert as a result of environmental noise. The fault queue requires consecutive fault measurements in order to trigger the alert function. Table 9 defines the number of measured faults that may be programmed to trigger an alert condition in the device. For THIGH and TLOW register format and byte order, see the High- and Low-Limit Registers section. Table 9. TMP102 Fault Settings F1 F0 CONSECUTIVE FAULTS 0 0 1 0 1 2 1 0 4 1 1 6 Submit Documentation Feedback Copyright (c) 2007-2008, Texas Instruments Incorporated Product Folder Link(s): TMP102 TMP102 www.ti.com ............................................................................................................................................... SBOS397B - AUGUST 2007 - REVISED OCTOBER 2008 CONVERTER RESOLUTION (R1/R0) R1/R0 are read-only bits. The TMP102 converter resolution is set on start up to '11'. This sets the temperature register to a 12 bit-resolution. ONE-SHOT/CONVERSION READY (OS) The TMP102 features a One-Shot Temperature Measurement mode. When the device is in Shutdown mode, writing a `1' to the OS bit starts a single temperature conversion. During the conversion, the OS bit reads '0'. The device returns to the shutdown state at the completion of the single conversion. After the conversion, the OS bit reads '1'. This feature is useful for reducing power consumption in the TMP102 when continuous temperature monitoring is not required. As a result of the short conversion time, the TMP102 can achieve a higher conversion rate. A single conversion typically takes 26ms and a read can take place in less than 20s. When using One-Shot mode, 30 or more conversions per second are possible. Both operational modes are represented in Figure 10. Table 10 and Table 11 describe the format for the THIGH and TLOW registers. Note that the most significant byte is sent first, followed by the least significant byte. Power-up reset values for THIGH and TLOW are: THIGH = +80C and TLOW = +75C. The format of the data for THIGH and TLOW is the same as for the Temperature Register. Table 10. Bytes 1 and 2 of THIGH Register(1) BYTE 1 BYTE 2 D5 D4 D3 D2 D1 H9 H8 H7 H6 H5 D0 H4 (H12) (H11) (H10) (H9) (H8) (H7) (H6) (H5) D7 D6 D5 D4 D3 D2 D1 D0 H3 H2 H1 H0 0 0 0 0 (H4) (H3) (H2) (H1) (H0) (0) (0) (0) Table 11. Bytes 1 and 2 of TLOW Register(1) BYTE HIGH- AND LOW-LIMIT REGISTERS In Interrupt mode (TM = 1), the ALERT pin becomes active when the temperature equals or exceeds the value in THIGH for a consecutive number of fault conditions (as shown in Table 9). The ALERT pin remains active until a read operation of any register occurs, or the device successfully responds to the SMBus Alert Response address. The ALERT pin will also be cleared if the device is placed in Shutdown mode. Once the ALERT pin is cleared, it becomes active again only when temperature falls below TLOW, and remains active until cleared by a read operation of any register or a successful response to the SMBus Alert Response address. Once the ALERT pin is cleared, the above cycle repeats, with the ALERT pin becoming active when the temperature equals or exceeds THIGH. The ALERT pin can also be cleared by resetting the device with the General Call Reset command. This action also clears the state of the internal registers in the device, returning the device to Comparator mode (TM = 0). D6 H10 (1) Extended mode 13-bit configuration shown in parenthesis. 1 In Comparator mode (TM = 0), the ALERT pin becomes active when the temperature equals or exceeds the value in THIGH and generates a consecutive number of faults according to fault bits F1 and F0. The ALERT pin remains active until the temperature falls below the indicated TLOW value for the same number of faults. D7 H11 BYTE 2 D7 D6 D5 D4 D3 D2 D1 L11 L10 L9 L8 L7 L6 L5 D0 L4 (L12) (L11) (L10) (L9) (L8) (L7) (L6) (L5) D7 D6 D5 D4 D3 D2 D1 D0 L3 L2 L1 L0 0 0 0 0 (L4) (L3) (L2) (L1) (L0) (0) (0) (0) (1) Extended mode 13-bit configuration shown in parenthesis. BUS OVERVIEW The device that initiates the transfer is called a master, and the devices controlled by the master are slaves. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. To address a specific device, a START condition is initiated, indicated by pulling the data-line (SDA) from a high to low logic level while SCL is high. All slaves on the bus shift in the slave address byte on the rising edge of the clock, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an Acknowledge and pulling SDA low. Data transfer is then initiated and sent over eight clock pulses followed by an Acknowledge Bit. During data transfer SDA must remain stable while SCL is high, because any change in SDA while SCL is high will be interpreted as a START or STOP signal. Once all data have been transferred, the master generates a STOP condition indicated by pulling SDA from low to high, while SCL is high. Submit Documentation Feedback Copyright (c) 2007-2008, Texas Instruments Incorporated Product Folder Link(s): TMP102 9 TMP102 SBOS397B - AUGUST 2007 - REVISED OCTOBER 2008 ............................................................................................................................................... www.ti.com SERIAL INTERFACE The TMP102 operates as a slave device only on the two-wire bus and SMBus. Connections to the bus are made via the open-drain I/O lines SDA and SCL. The SDA and SCL pins feature integrated spike suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. The TMP102 supports the transmission protocol for both fast (1kHz to 400kHz) and high-speed (1kHz to 3.4MHz) modes. All data bytes are transmitted MSB first. SERIAL BUS ADDRESS To communicate with the TMP102, the master must first address slave devices via a slave address byte. The slave address byte consists of seven address bits, and a direction bit indicating the intent of executing a read or write operation. The TMP102 features an address pin to allow up to four devices to be addressed on a single bus. Table 12 describes the pin logic levels used to properly connect up to four devices. Table 12. Address Pin and Slave Addresses DEVICE TWO-WIRE ADDRESS A0 PIN CONNECTION 1001000 Ground 1001001 V+ 1001010 SDA 1001011 SCL WRITING/READING OPERATION Note that register bytes are sent with the most significant byte first, followed by the least significant byte. SLAVE MODE OPERATIONS The TMP102 can operate as a slave receiver or slave transmitter. As a slave device, the TMP102 never drives the SCL line. Slave Receiver Mode: The first byte transmitted by the master is the slave address, with the R/W bit low. The TMP102 then acknowledges reception of a valid address. The next byte transmitted by the master is the Pointer Register. The TMP102 then acknowledges reception of the Pointer Register byte. The next byte or bytes are written to the register addressed by the Pointer Register. The TMP102 acknowledges reception of each data byte. The master can terminate data transfer by generating a START or STOP condition. Slave Transmitter Mode: Accessing a particular register on the TMP102 is accomplished by writing the appropriate value to the Pointer Register. The value for the Pointer Register is the first byte transferred after the slave address byte with the R/W bit low. Every write operation to the TMP102 requires a value for the Pointer Register (see Figure 13). When reading from the TMP102, the last value stored in the Pointer Register by a write operation is used to determine which register is read by a read operation. To change the register pointer for a read operation, a new value must be written to the Pointer Register. 10 This action is accomplished by issuing a slave address byte with the R/W bit low, followed by the Pointer Register byte. No additional data are required. The master can then generate a START condition and send the slave address byte with the R/W bit high to initiate the read command. See Figure 14 for details of this sequence. If repeated reads from the same register are desired, it is not necessary to continually send the Pointer Register bytes, because the TMP102 remembers the Pointer Register value until it is changed by the next write operation. The first byte transmitted by the master is the slave address, with the R/W bit high. The slave acknowledges reception of a valid slave address. The next byte is transmitted by the slave and is the most significant byte of the register indicated by the Pointer Register. The master acknowledges reception of the data byte. The next byte transmitted by the slave is the least significant byte. The master acknowledges reception of the data byte. The master can terminate data transfer by generating a Not-Acknowledge on reception of any data byte, or generating a START or STOP condition. Submit Documentation Feedback Copyright (c) 2007-2008, Texas Instruments Incorporated Product Folder Link(s): TMP102 TMP102 www.ti.com ............................................................................................................................................... SBOS397B - AUGUST 2007 - REVISED OCTOBER 2008 SMBus ALERT FUNCTION HIGH-SPEED (Hs) MODE The TMP102 supports the SMBus Alert function. When the TMP102 operates in Interrupt mode (TM = '1'), the ALERT pin may be connected as an SMBus Alert signal. When a master senses that an ALERT condition is present on the ALERT line, the master sends an SMBus Alert command (00011001) to the bus. If the ALERT pin is active, the device acknowledges the SMBus Alert command and responds by returning its slave address on the SDA line. The eighth bit (LSB) of the slave address byte indicates if the ALERT condition was caused by the temperature exceeding THIGH or falling below TLOW. For POL = '0', this bit is low if the temperature is greater than or equal to THIGH; this bit is high if the temperature is less than TLOW. The polarity of this bit is inverted if POL = '1'. Refer to Figure 15 for details of this sequence. In order for the two-wire bus to operate at frequencies above 400kHz, the master device must issue an Hs-mode master code (00001xxx) as the first byte after a START condition to switch the bus to high-speed operation. The TMP102 does not acknowledge this byte, but switches its input filters on SDA and SCL and its output filters on SDA to operate in Hs-mode, allowing transfers at up to 3.4MHz. After the Hs-mode master code has been issued, the master transmits a two-wire slave address to initiate a data transfer operation. The bus continues to operate in Hs-mode until a STOP condition occurs on the bus. Upon receiving the STOP condition, the TMP102 switches the input and output filters back to fast-mode operation. If multiple devices on the bus respond to the SMBus Alert command, arbitration during the slave address portion of the SMBus Alert command determines which device will clear its ALERT status. The device with the lowest two-wire address wins the arbitration. If the TMP102 wins the arbitration, its ALERT pin becomes inactive at the completion of the SMBus Alert command. If the TMP102 loses the arbitration, its ALERT pin remains active. The TMP102 resets the serial interface if SCL is held low for 30ms (typ). The TMP102 releases the bus if it is pulled low and waits for a START condition. To avoid activating the timeout function, it is necessary to maintain a communication speed of at least 1kHz for SCL operating frequency. GENERAL CALL The TMP102 responds to a two-wire General Call address (0000000) if the eighth bit is '0'. The device acknowledges the General Call address and responds to commands in the second byte. If the second byte is 00000110, the TMP102 internal registers are reset to power-up values. The TMP102 does not support the General Address acquire command. TIMEOUT FUNCTION NOISE The TMP102 is a very low-power device and generates very low noise on the supply bus. Applying an RC filter to the V+ pin of the TMP102 can further reduce any noise the TMP102 might propagate to other components. RF in Figure 11 should be less than 5k and CF should be greater than 10nF. Supply Voltage TMP102 RF 5kW SCL SDA GND V+ ALERT ADD0 CF 10nF Figure 11. Noise Reduction Submit Documentation Feedback Copyright (c) 2007-2008, Texas Instruments Incorporated Product Folder Link(s): TMP102 11 TMP102 SBOS397B - AUGUST 2007 - REVISED OCTOBER 2008 ............................................................................................................................................... www.ti.com TIMING DIAGRAMS The TMP102 is two-wire and SMBus compatible. Figure 12 to Figure 15 describe the various operations on the TMP102. Parameters for Figure 12 are defined in Table 13. Bus definitions are: Bus Idle: Both SDA and SCL lines remain high. Start Data Transfer: A change in the state of the SDA line, from high to low, while the SCL line is high, defines a START condition. Each data transfer is initiated with a START condition. Stop Data Transfer: A change in the state of the SDA line from low to high while the SCL line is high defines a STOP condition. Each data transfer is terminated with a repeated START or STOP condition. Data Transfer: The number of data bytes transferred between a START and a STOP condition is not limited and is determined by the master device. It is also possible to use the TMP102 for single byte updates. To update only the MS byte, terminate the communication by issuing a START or STOP communication on the bus. Acknowledge: Each receiving device, when addressed, is obliged to generate an Acknowledge bit. A device that acknowledges must pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the Acknowledge clock pulse. Setup and hold times must be taken into account. On a master receive, the termination of the data transfer can be signaled by the master generating a Not-Acknowledge ('1') on the last byte that has been transmitted by the slave. Table 13. Timing Diagram Definitions FAST MODE PARAMETER HIGH-SPEED MODE TEST CONDITIONS MIN MAX MIN MAX UNIT f(SCL) SCL Operating Frequency, VS > 1.7V 0.001 0.4 0.001 3.4 MHz f(SCL) SCL Operating Frequency, VS < 1.7V 0.001 0.4 0.001 2.75 MHz t(BUF) Bus Free Time Between STOP and START Condition 600 160 ns t(HDSTA) Hold time after repeated START condition. After this period, the first clock is generated. 100 100 ns t(SUSTA) Repeated START Condition Setup Time 100 100 ns t(SUSTO) STOP Condition Setup Time 100 100 ns t(HDDAT) Data Hold Time 0 0 ns t(SUDAT) Data Setup Time 100 10 ns t(LOW) SCL Clock Low Period, VS > 1.7V 1300 160 ns t(LOW) SCL Clock Low Period, VS < 1.7V 1300 200 ns t(HIGH) SCL Clock High Period 600 60 ns tF Clock/Data Fall Time 300 tR Clock/Data Rise Time 300 tR Clock/Data Rise Time for SCLK 100kHz 1000 12 Submit Documentation Feedback ns 160 ns ns Copyright (c) 2007-2008, Texas Instruments Incorporated Product Folder Link(s): TMP102 TMP102 www.ti.com ............................................................................................................................................... SBOS397B - AUGUST 2007 - REVISED OCTOBER 2008 TWO-WIRE TIMING DIAGRAMS t(LOW) tF tR t(HDSTA) SCL t(HDSTA) t(HIGH) t(SUSTO) t(SUSTA) t(HDDAT) t(SUDAT) SDA t(BUF) P S S P Figure 12. Two-Wire Timing Diagram 1 9 1 9 1/4 SCL SDA 1 0 0 1 0 A1(1) A0(1) R/W Start By Master 0 0 0 0 0 0 P1 1/4 P0 ACK By TMP102 ACK By TMP102 Frame 2 Pointer Register Byte Frame 1 Two-Wire Slave Address Byte 9 1 1 9 SCL (Continued) SDA (Continued) D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 ACK By TMP102 D1 D0 ACK By TMP102 Stop By Master Frame 4 Data Byte 2 Frame 3 Data Byte 1 NOTE: (1) The value of A0 and A1 are determined by the ADD0 pin. Figure 13. Two-Wire Timing Diagram for Write Word Format Submit Documentation Feedback Copyright (c) 2007-2008, Texas Instruments Incorporated Product Folder Link(s): TMP102 13 TMP102 SBOS397B - AUGUST 2007 - REVISED OCTOBER 2008 ............................................................................................................................................... www.ti.com 1 9 1 9 1/4 SCL SDA 1 0 0 1 0 A1 (1) A0 (1) R/W Start By Master 0 0 0 0 0 0 P1 P0 ACK By TMP102 Stop By Master ACK By TMP102 Frame 1 Two-Wire Slave Address Byte Frame 2 Pointer Register Byte 1 9 1 9 SCL (Continued) 1/4 SDA (Continued) 1 0 0 1 0 A1 (1) A0 (1) R/W Start By Master D7 D6 D5 D4 D3 D1 1/4 D0 From TMP102 ACK By TMP102 Frame 3 Two-Wire Slave Address Byte 1 D2 ACK By Master (2) Frame 4 Data Byte 1 Read Register 9 SCL (Continued) SDA (Continued) D7 D6 D5 D4 D3 D2 D1 D0 From TMP102 ACK By Master Stop By Master (3) Frame 5 Data Byte 2 Read Register NOTE: (1) The value of A0 and A1 are determined by the ADD0 pin. (2) Master should leave SDA high to terminate a single-byte read operation. (3) Master should leave SDA high to terminate a two-byte read operation. Figure 14. Two-Wire Timing Diagram for Read Word Format ALERT 1 9 1 9 SCL SDA 0 0 0 1 Start By Master 1 0 0 1 R/W 0 0 1 ACK By TMP102 Frame 1 SMBus ALERT Response Address Byte A1 A0 From TMP102 Status NACK By Master Stop By Master Frame 2 Slave Address From TMP102 NOTE: (1) The value of A0 and A1 are determined by the ADD0 pin. Figure 15. Timing Diagram for SMBus ALERT 14 Submit Documentation Feedback Copyright (c) 2007-2008, Texas Instruments Incorporated Product Folder Link(s): TMP102 PACKAGE OPTION ADDENDUM www.ti.com 22-Oct-2008 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Eco Plan (2) Qty TMP102AIDRLR ACTIVE SOT DRL 6 4000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TMP102AIDRLRG4 ACTIVE SOT DRL 6 4000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TMP102AIDRLT ACTIVE SOT DRL 6 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TMP102AIDRLTG4 ACTIVE SOT DRL 6 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Lead/Ball Finish MSL Peak Temp (3) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 1-Aug-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device TMP102AIDRLT Package Package Pins Type Drawing SOT DRL 6 SPQ 250 Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 180.0 9.5 Pack Materials-Page 1 1.78 B0 (mm) K0 (mm) P1 (mm) 1.78 0.69 4.0 W Pin1 (mm) Quadrant 8.0 Q2 PACKAGE MATERIALS INFORMATION www.ti.com 1-Aug-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TMP102AIDRLT SOT DRL 6 250 180.0 180.0 30.0 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP(R) Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2012, Texas Instruments Incorporated