SST34HF164C-70-4C-LBKE - Silicon Storage Technology

S71269-02-EOL 5/07

The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc.

ComboMemory is a trademark of Silicon Storage Technology, Inc.

These specifications are subject to change without notice.

EOL Data Sheet

FEATURES:

• Flash Organization: 1M x16

– 16 Mbit: 12 Mbit + 4 Mbit

• Concurrent Operation

– Read from or Write to SRAM while

Erase/Program Flash

• SRAM Organization:

– 2 Mbit:128K x16

– 4 Mbit: 256K x16

• Single 2.7-3.3V Read and Write Operations

• Superior Reliability

– Endurance: 100,000 Cycles (typical)

– Greater than 100 years Data Retention

• Low Power Consumption: (typical values @ 5 MHz)

– Active Current: Flash 10 mA (typical)

SRAM 6 mA (typical)

– Standby Current: 10 µA (typical)

• Sector-Erase Capability

– Uniform 2 KWord sectors

• Block-Erase Capability

– Uniform 32 KWord blocks

• Read Access Time

– Flash: 70 ns

–SRAM: 70 ns

• Erase-Suspend / Erase-Resume Capabilities

• Latched Address and Data

• Fast Erase and Word-Program (typical):

– Sector-Erase Time: 18 ms

– Block-Erase Time: 18 ms

– Chip-Erase Time: 35 ms

– Program Time: 7 µs

• Automatic Write Timing

– Internal VPP Generation

• End-of-Write Detection

– Toggle Bit

– Data# Polling

• CMOS I/O Compatibility

• JEDEC Standard Command Set

• Packages Available

– 48-ball LBGA (10mm x 12mm)

• All non-Pb (lead-free) devices are RoHS compliant

PRODUCT DESCRIPTION

The SST34HF162C/164C ComboMemory devices inte-

grate a 1M x16 CMOS flash memory bank with either 128K

x16 or 256K x16 CMOS SRAM memory bank in a multi-

chip package (MCP). These devices are fabricated using

SST’s proprietary, high-performance CMOS SuperFlash

technology incorporating the split-gate cell design and

thick-oxide tunneling injector to attain better reliability and

manufacturability compared with alternate approaches.

The SST34HF162C/164C devices are ideal for applica-

tions such as cellular phones, GPS devices, PDAs, and

other portable electronic devices in a low power and small

form factor system.

The SuperFlash technology provides fixed Erase and Pro-

gram times, independent of the number of Erase/Program

cycles that have occurred. Therefore, the system software

or hardware does not have to be modified or de-rated as is

necessary with alternative flash technologies, whose Erase

and Program times increase with accumulated Erase/Pro-

gram cycles. The SST34HF162C/164C devices offer a

guaranteed endurance of 10,000 cycles. Data retention is

rated at greater than 100 years. With high-performance

Program operations, the flash memory banks provide a

typical Program time of 7 µsec. The entire flash memory

bank can be erased and programmed word-by-word in 4

seconds (typically) for the SST34HF162C/164C, when

using interface features such as Toggle Bit or Data# Polling

to indicate the completion of Program operation. To protect

against inadvertent flash write, the SST34HF162C/164C

devices contain on-chip hardware and software data pro-

tection schemes.

The flash and SRAM operate as two independent memory

banks with respective bank enable signals. The memory

bank selection is done by two bank enable signals. The

SRAM bank enable signal, BES#, selects the SRAM bank.

The flash memory bank enable signal, BEF#, has to be

used with Software Data Protection (SDP) command

sequence when controlling the Erase and Program opera-

tions in the flash memory bank. The memory banks are

superimposed in the same memory address space where

they share common address lines, data lines, WE# and

OE# which minimize power consumption and area. See

Figure 1 for memory organization.

Designed, manufactured, and tested for applications requir-

ing low power and small form factor, the SST34HF162C/

164C are offered in both commercial and extended temper-

atures and a small footprint package to meet board space

constraint requirements. See Figure 2 for pin assignments.

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

SST34HF162C16Mb Dual-Bank Flash + 2/4 Mb SRAM MCP ComboMemory

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

Device Operation

The SST34HF162C/164C use BES# and BEF# to control

operation of either the flash or the SRAM memory bank.

When BEF# is low, the flash bank is activated for Read,

Program or Erase operation. When BES# is low the SRAM

is activated for Read and Write operation. BEF# and BES#

cannot be at low level at the same time. If all bank enable

signals are asserted, bus contention will result and the

device may suffer permanent damage. All address,

data, and control lines are shared by flash and SRAM

memory banks which minimizes power consumption and

loading. The device goes into standby when BEF# and

BES# bank enables are raised to VIHC (Logic High) or

when BEF# is high.

Concurrent Read/Write Operation

The SST34HF162C/164C provide the unique benefit of

being able to read from or write to SRAM, while simulta-

neously erasing or programming the flash. This allows data

alteration code to be executed from SRAM, while altering

the data in flash. The following table lists all valid states.

The device will ignore all SDP commands when an Erase

or Program operation is in progress. Note that Product

Identification commands use SDP; therefore, these com-

mands will also be ignored while an Erase or Program

operation is in progress.

Flash Read Operation

The Read operation of the SST34HF162C/164C is con-

trolled by BEF# and OE#, both have to be low for the sys-

tem to obtain data from the outputs. BEF# is used for

device selection. When BEF# is high, the chip is dese-

lected and only standby power is consumed. OE# is the

output control and is used to gate data from the output pins.

The data bus is in high impedance state when either BEF#

or OE# is high. Refer to the Read cycle timing diagram for

further details (Figure 6).

Flash Program Operation

These devices are programmed on a word-by-word basis.

Before programming, one must ensure that the sector

which is being programmed is fully erased.

The Program operation is accomplished in three steps:

1. Software Data Protection is initiated using the

three-byte load sequence.

2. Address and data are loaded.

During the Program operation, the addresses are

latched on the falling edge of either BEF# or WE#,

whichever occurs last. The data is latched on the

rising edge of either BEF# or WE#, whichever

occurs first.

3. The internal Program operation is initiated after

the rising edge of the fourth WE# or BEF#, which-

ever occurs first. The Program operation, once ini-

tiated, will be completed typically within 7 µs.

See Figures 7 and 8 for WE# and BEF# controlled Pro-

gram operation timing diagrams and Figure 18 for flow-

charts. During the Program operation, the only valid reads

are Data# Polling and Toggle Bit. During the internal Pro-

gram operation, the host is free to perform additional tasks.

Any commands issued during an internal Program opera-

tion are ignored.

Flash Sector- /Block-Erase Operation

These devices offer both Sector-Erase and Block-Erase

operations. These operations allow the system to erase the

devices on a sector-by-sector (or block-by-block) basis.

The sector architecture is based on a uniform sector size of

2 KWord. The Block-Erase mode is based on a uniform

block size of 32 KWord. The Sector-Erase operation is initi-

ated by executing a six-byte command sequence with a

Sector-Erase command (30H) and sector address (SA) in

the last bus cycle. The Block-Erase operation is initiated by

executing a six-byte command sequence with Block-Erase

command (50H) and block address (BA) in the last bus

cycle. The sector or block address is latched on the falling

edge of the sixth WE# pulse, while the command (30H or

50H) is latched on the rising edge of the sixth WE# pulse.

The internal Erase operation begins after the sixth WE#

pulse. Any commands issued during the Block- or Sector-

Erase operation are ignored except Erase-Suspend and

Erase-Resume. See Figures 12 and 13 for timing wave-

forms.

CONCURRENT READ/WRITE STATE TABLE

Flash SRAM

Program/Erase Read

Program/Erase Write

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

Flash Chip-Erase Operation

The SST34HF162C/164C provide a Chip-Erase operation,

which allows the user to erase all sectors/blocks to the “1”

state. This is useful when the device must be quickly

erased.

The Chip-Erase operation is initiated by executing a six-

byte command sequence with Chip-Erase command (10H)

at address 555H in the last byte sequence. The Erase

operation begins with the rising edge of the sixth WE# or

BEF#, whichever occurs first. During the Erase operation,

the only valid read is Toggle Bits or Data# Polling. See

Table 5 for the command sequence, Figure 11 for timing

diagram, and Figure 21 for the flowchart. Any commands

issued during the Chip-Erase operation are ignored.

Flash Erase-Suspend/-Resume Operations

The Erase-Suspend operation temporarily suspends a

Sector- or Block-Erase operation thus allowing data to be

read from any memory location, or program data into any

sector/block that is not suspended for an Erase operation.

The operation is executed by issuing a one-byte command

sequence with Erase-Suspend command (B0H). The

device automatically enters read mode within 20 µs after

the Erase-Suspend command had been issued. Valid data

can be read from any sector or block that is not suspended

from an Erase operation. Reading at address location

within erase-suspended sectors/blocks will output DQ2 tog-

gling and DQ6 at “1”. While in Erase-Suspend mode, a Pro-

gram operation is allowed except for the sector or block

selected for Erase-Suspend. To resume Sector-Erase or

Block-Erase operation which has been suspended, the

system must issue an Erase-Resume command. The

operation is executed by issuing a one-byte command

sequence with Erase Resume command (30H) at any

address in the one-byte sequence.

Flash Write Operation Status Detection

The SST34HF162C/164C provides two software means

to detect the completion of a Write (Program or Erase)

cycle, in order to optimize the system Write cycle time.

The software detection includes two status bits: Data#

Polling (DQ7) and Toggle Bit (DQ6). The End-of-Write

detection mode is enabled after the rising edge of WE#,

which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchro-

nous with the system; therefore, either a Data# Polling

(DQ7) or Toggle Bit (DQ6) read may be simultaneous with

the completion of the Write cycle. If this occurs, the system

may possibly get an erroneous result, i.e., valid data may

appear to conflict with either DQ7 or DQ6. In order to pre-

vent spurious rejection, if an erroneous result occurs, the

software routine should include a loop to read the

accessed location an additional two (2) times. If both reads

are valid, then the device has completed the Write cycle,

otherwise the rejection is valid.

Flash Data# Polling (DQ7)

When the device is in an internal Program operation, any

attempt to read DQ7 will produce the complement of the

true data. Once the Program operation is completed, DQ7

will produce true data. During internal Erase operation, any

attempt to read DQ7 will produce a ‘0’. Once the internal

Erase operation is completed, DQ7 will produce a ‘1’. The

Data# Polling is valid after the rising edge of fourth WE# (or

BEF#) pulse for Program operation. For Sector-, Block-, or

Chip-Erase, the Data# Polling is valid after the rising edge

of sixth WE# (or BEF#) pulse. See Figure 9 for Data# Poll-

ing (DQ7) timing diagram and Figure 19 for a flowchart.

Toggle Bits (DQ6 and DQ2)

During the internal Program or Erase operation, any con-

secutive attempts to read DQ6 will produce alternating “1”s

and “0”s, i.e., toggling between 1 and 0. When the internal

Program or Erase operation is completed, the DQ6 bit will

stop toggling. The device is then ready for the next opera-

tion. The toggle bit is valid after the rising edge of the fourth

WE# (or BEF#) pulse for Program operations. For Sector-,

Block-, or Chip-Erase, the toggle bit (DQ6) is valid after the

rising edge of sixth WE# (or BEF#) pulse. DQ6 will be set to

“1” if a Read operation is attempted on an Erase-sus-

pended Sector/Block. If Program operation is initiated in a

sector/block not selected in Erase-Suspend mode, DQ6 will

toggle.

An additional Toggle Bit is available on DQ2, which can be

used in conjunction with DQ6 to check whether a particular

sector is being actively erased or erase-suspended. Table 1

shows detailed status bit information. The Toggle Bit (DQ2)

is valid after the rising edge of the last WE# (or BEF#)

pulse of a Write operation. See Figure 10 for Toggle Bit tim-

ing diagram and Figure 19 for a flowchart.

TABLE 1: WRITE OPERATION STATUS

Status DQ7DQ6DQ2

Normal

Operation

Standard

Program

DQ7# Toggle No Toggle

Standard

Erase

0 Toggle Toggle

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

Note: DQ7, DQ6, and DQ2 require a valid address when reading

status information.

Data Protection

The SST34HF162C/164C provide both hardware and soft-

ware features to protect nonvolatile data from inadvertent

writes.

Hardware Data Protection

Noise/Glitch Protection: A WE# or BEF# pulse of less than

5 ns will not initiate a Write cycle.

VDD Power Up/Down Detection: The Write operation is

inhibited when VDD is less than 1.5V.

Write Inhibit Mode: Forcing OE# low, BEF# high, or WE#

high will inhibit the Write operation. This prevents inadvert-

ent writes during power-up or power-down.

Software Data Protection (SDP)

The SST34HF162C/164C provide the JEDEC standard

Software Data Protection scheme for all data alteration

operations, i.e., Program and Erase. Any Program opera-

tion requires the inclusion of the three-byte sequence. The

three-byte load sequence is used to initiate the Program

operation, providing optimal protection from inadvertent

Write operations, e.g., during the system power-up or

power-down. Any Erase operation requires the inclusion of

six-byte sequence. The SST34HF162C/164C are shipped

with the Software Data Protection permanently enabled.

See Table 5 for the specific software command codes. Dur-

ing SDP command sequence, invalid commands will abort

the device to Read mode within TRC. The contents of DQ15-

DQ8 are “Don’t Care” during any SDP command

sequence.

Product Identification

The Product Identification mode identifies the device as

SST34HF162C or SST34HF164C and the manufacturer

as SST. This mode may be accessed by software opera-

tions only. The hardware device ID Read operation, which

is typically used by programmers cannot be used on this

device because of the shared lines between flash and

SRAM in the multi-chip package. Therefore, application of

high voltage to pin A9 may damage this device. Users may

use the software Product Identification operation to identify

the part (i.e., using the device ID) when using multiple man-

ufacturers in the same socket. For details, see Tables 4 and

5 for software operation, Figure 14 for the Software ID

Entry and Read timing diagram and Figure 20 for the ID

Entry command sequence flowchart.

Note: BK = Bank Address (A19-A18)

Product Identification Mode Exit

In order to return to the standard Read mode, the Software

Product Identification mode must be exited. Exit is accom-

plished by issuing the Software ID Exit command

sequence, which returns the device to the Read mode.

This command may also be used to reset the device to the

Read mode after any inadvertent transient condition that

apparently causes the device to behave abnormally, e.g.,

not read correctly. Please note that the Software ID Exit

command is ignored during an internal Program or Erase

operation. See Table 5 for software command codes, Fig-

ure 15 for timing waveform and Figure 20 for a flowchart.

Erase-

Suspend

Mode

Read From

Erase

Suspended

Sector/

Block

1 1 Toggle

Read From

Non-Erase

Suspended

Sector/

Block

Data Data Data

Program DQ7# Toggle No Toggle

T1.0 1269

TABLE 1: WRITE OPERATION STATUS

Status DQ7DQ6DQ2

TABLE 2: PRODUCT IDENTIFICATION

ADDRESS DATA

Manufacturer’s ID BK0000H 00BFH

Device ID

SST34HF162C/164C BK0001H 734BH

T2.1 1269

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

SRAM Operation

With BES# low and BEF# high, the SST34HF162C/164C

operate as either 128K x16 or 256K x16 CMOS SRAM,

with fully static operation requiring no external clocks or tim-

ing strobes. The SST34HF162C/164C SRAM is mapped

into the first 128 KWord address space. When BES# and

BEF# are high, all memory banks are deselected and the

device enters standby. Read and Write cycle times are

equal. The control signals UBS# and LBS# provide access

to the upper data byte and lower data byte. See Table 4 for

SRAM Read and Write data byte control modes of opera-

tion.

SRAM Read

The SRAM Read operation of the SST34HF162C/164C is

controlled by OE# and BES#, both have to be low with

WE# high for the system to obtain data from the outputs.

BES# is used for SRAM bank selection. OE# is the output

control and is used to gate data from the output pins. The

data bus is in high impedance state when OE# is high.

Refer to the Read cycle timing diagram, Figure 3, for further

details.

SRAM Write

The SRAM Write operation of the SST34HF162C/164C is

controlled by WE# and BES#, both have to be low for the

system to write to the SRAM. During the Word-Write oper-

ation, the addresses and data are referenced to the rising

edge of either BES# or WE# whichever occurs first. The

write time is measured from the last falling edge of BES# or

WE# to the first rising edge of BES# or WE#. Refer to the

Write cycle timing diagrams, Figures 4 and 5, for further

details.

1269 B1.1

SuperFlash Memory

(Bank 1)

I/O Buffers

SuperFlash Memory

(Bank 2)

2/4 Mbit SRAM

AMSF

- A0

AMSS

- A0

DQ15 - DQ0

Control

Logic

BEF#

LBS#

UBS#

WE#

OE#

BES#

Address

Buffers

Address

Buffers

Notes: 1. AMSF = Most significant flash address

MSF = A19 for SST34HF162C/164C

2. AMSS = Most significant SRAM address

MSS = A16 for SST34HF162C and A17 for SST34HF164C

FUNCTIONAL BLOCK DIAGRAM

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

FIGURE 1: DUAL-BANK MEMORY ORGANIZATION

FFFFFH

F8000H Block 31

F7FFFH

F0000H Block 30

EFFFFH

E8000H Block 29

E7FFFH

E0000H Block 28

DFFFFH

D8000H Block 27

D7FFFH

D0000H Block 26

CFFFFH

C8000H Block 25

C7FFFH

C0000H Block 24

Bank 2

BFFFFH

B8000H Block 23

B7FFFH

B0000H Block 22

AFFFFH

A8000H Block 21

A7FFFH

A0000H Block 20

9FFFFH

98000H Block 19

97FFFH

90000H Block 18

8FFFFH

88000H Block 17

87FFFH

80000H Block 16

7FFFFH

78000H Block 15

77FFFH

70000H Block 14

6FFFFH

68000H Block 13

67FFFH

60000H Block 12

5FFFFH

58000H Block 11

57FFFH

50000H Block 10

4FFFFH

48000H Block 9

47FFFH

40000H Block 8

3FFFFH

38000H Block 7

37FFFH

30000H Block 6

2FFFFH

28000H Block 5

27FFFH

20000H Block 4

1FFFFH

18000H Block 3

17FFFH

10000H Block 2

0FFFFH

08000H Block 1

07FFFH

02000H

01FFFH

00000H

Block 0

Bank 1

32 KWord Blocks; 2 KWord Sectors

1269 F01.0

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

FIGURE 2: PIN ASSIGNMENTS FOR 48-BALL LBGA (10MM X 12MM)

TABLE 3: PIN DESCRIPTION

Symbol Pin Name Functions

AMSS1 to A0

1. AMS = Most Significant Address

AMS = A16 for SST34HF162C and A17 for SST34HF164C

Address Inputs To provide flash address, A19-A0.

To provide SRAM address, AMSS-A0

DQ15-DQ0Data Inputs/Outputs To output data during Read cycles and receive input data during Write cycles.

Data is internally latched during a flash Erase/Program cycle.

The outputs are in tri-state when OE#, BES#, and BEF# are high.

BEF# Flash Memory Bank Enable To activate the Flash memory bank when BEF# is low

BES# SRAM Memory Bank Enable To activate the SRAM memory bank when BES# is low

OE# Output Enable To gate the data output buffers

WE# Write Enable To control the Write operations

UBS# Upper Byte Control (SRAM) To enable DQ15-DQ8

LBS# Lower Byte Control (SRAM) To enable DQ7-DQ0

VSS Ground

VDDFPower Supply (Flash) 2.7-3.3V Power Supply to Flash only

VDDSPower Supply (SRAM) 2.7-3.3V Power Supply to SRAM only

NC No Connection Unconnected pins

T3.1 1269

BES#

A10

OE#

A11

A13

WE#

VSS

DQ5

DQ7

A17

VDDS

DQ1

DQ2

DQ4

UBS#

A16

DQ0

DQ8

BEF#

VSS

DQ3

DQ10

DQ9

A18

DQ12

VDDF

DQ11

A19

A12

DQ6

DQ13

A14

A15

LBS#

DQ15

DQ14

A B C D E F G H

SST34HF162C/164C

TOP VIEW (balls facing down)

1269 48-lbga P1.1

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

TABLE 4: OPERATIONAL MODES SELECTION FOR SRAM

Mode BEF#1BES#1,2 OE#2WE#2LBS#2UBS#2DQ15-0 DQ15-8

Full Standby VIH VIH X X X X HIGH-Z HIGH-Z HIGH-Z

XXXXX

Output Disable VIH VIL VIH VIH X X HIGH-Z HIGH-Z HIGH-Z

VIL XXV

IH VIH

VIL VIH VIH VIH X X HIGH-Z HIGH-Z HIGH-Z

Flash Read VIL VIH VIL VIH XXD

OUT DOUT DQ15-8=HIGH-Z

Flash Write VIL VIH V

IH VIL XXD

IN DIN DQ15-8=HIGH-Z

Flash Erase VIL VIH V

IH VIL XX X X X

SRAM Read VIH V

IL VIL VIH VIL V

IL DOUT DOUT DOUT

VIH VIL HIGH-Z DOUT DOUT

VIL VIH DOUT HIGH-Z HIGH-Z

SRAM Write VIH VIL XV

IL VIL VIL DIN DIN DIN

VIH VIL HIGH-Z DIN DIN

VIL VIH DIN HIGH-Z HIGH-Z

Product

Identification3

VIL VIH V

IL VIH X X Manufacturer’s ID4

Device ID4

T4.1 1269

1. Do not apply BEF# = VIL and BES# = VIL at the same time

2. X can be VIL or VIH, but no other value.

3. Software mode only

4. With A19-A18 = VIL;SST Manufacturer’s ID = BFH, is read with A0=0,

SST34HF162C/164C Device ID = 734BH, is read with A0=1

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

TABLE 5: SOFTWARE COMMAND SEQUENCE

Command

Sequence

1st Bus

Write Cycle

2nd Bus

Write Cycle

3rd Bus

Write Cycle

4th Bus

Write Cycle

5th Bus

Write Cycle

6th Bus

Write Cycle

Addr1Data2Addr1Data2Addr1Data2Addr1Data2Addr1Data2Addr1Data2

Program 555H AAH 2AAH 55H 555H A0H WA3Data

Sector-Erase 555H AAH 2AAH 55H 555H 80H 555H AAH 2AAH 55H SAX430H

Block-Erase 555H AAH 2AAH 55H 555H 80H 555H AAH 2AAH 55H BAX450H

Chip-Erase 555H AAH 2AAH 55H 555H 80H 555H AAH 2AAH 55H 555H 10H

Erase-Suspend XXXXH B0H

Erase-Resume XXXXH 30H

Software ID Entry5555H AAH 2AAH 55H BKX6

555H

90H

Software ID Exit 555H AAH 2AAH 55H 555H F0H

Software ID Exit XXH F0H

T5.0 1269

1. Address format A11-A0 (Hex), Addresses A19-A12 can be VIL or VIH, but no other value, for the command sequence.

2. DQ15-DQ8 can be VIL or VIH, but no other value, for the command sequence

3. WA = Program word address

4. SAX for Sector-Erase; uses A19-A10 address lines

BAX for Block-Erase; uses A19-A15 address lines

5. The device does not remain in Software Product Identification mode if powered down.

6. A19 and A18 = VIL

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under “Absolute Maximum

Stress Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation

of the device at these conditions or conditions greater than those defined in the operational sections of this data

sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Operating Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -20°C to +85°C

Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65°C to +125°C

D. C. Voltage on Any Pin to Ground Potential . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-0.5V to VDD1+0.3V

Transient Voltage (<20 ns) on Any Pin to Ground Potential . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.0V to VDD1+1.0V

Package Power Dissipation Capability (TA = 25°C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.0W

Surface Mount Solder Reflow Temperature2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C for 10 seconds

Output Short Circuit Current3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA

1. VDD = VDDF and VDDS

2. Excluding certain with-Pb 32-PLCC units, all packages are 260°C capable in both non-Pb and with-Pb solder versions.

Certain with-Pb 32-PLCC package types are capable of 240°C for 10 seconds; please consult the factory for the latest information.

3. Outputs shorted for no more than one second. No more than one output shorted at a time.

OPERATING RANGE

Range Ambient Temp VDD

Commercial 0°C to +70°C 2.7-3.3V

Extended -20°C to +85°C 2.7-3.3V

AC CONDITIONS OF TEST

Input Rise/Fall Time . . . . . . . . . . . . . . 5 ns

Output Load . . . . . . . . . . . . . . . . . . . . CL = 30 pF

See Figures 16 and 17

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

TABLE 6: DC OPERATING CHARACTERISTICS (VDD = VDDF AND VDDS = 2.7-3.3V)

Symbol Parameter

Limits

Test ConditionsMin Max Units

IDD1Active VDD Current Address input = VILT/VIHT, at f=5 MHz,

VDD=VDD Max, all DQs open

Read OE#=VIL, WE#=VIH

Flash 15 mA BEF#=VIL, BES#=VIH

SRAM 10 mA BEF#=VIH, BES#=VIL

Concurrent Operation 45 mA BEF#=VIH, BES#=VIL

Write2WE#=VIL

Flash 40 mA BEF#=VIL, BES#=VIH, OE#=VIH

SRAM 30 mA BEF#=VIH, BES#=VIL

ISB Standby VDD Current 30 µA VDD = VDD Max, BEF#=BES#=VIHC

ILI Input Leakage Current 1 µA VIN=GND to VDD, VDD=VDD Max

ILO Output Leakage Current 10 µA VOUT=GND to VDD, VDD=VDD Max

VIL Input Low Voltage 0.8 V VDD=VDD Min

VILC Input Low Voltage (CMOS) 0.3 V VDD=VDD Max

VIH Input High Voltage 0.7 VDD VV

DD=VDD Max

VIHC Input High Voltage (CMOS) VDD-0.3 V VDD=VDD Max

VOLF Flash Output Low Voltage 0.2 V IOL=100 µA, VDD=VDD Min

VOHF Flash Output High Voltage VDD-0.2 V IOH=-100 µA, VDD=VDD Min

VOLS SRAM Output Low Voltage 0.4 V IOL =1 mA, VDD=VDD Min

VOHS SRAM Output High Voltage 2.2 V IOH =-500 µA, VDD=VDD Min

T6.1 1269

1. See Figure 16

2. IDD active while Erase or Program is in progress.

TABLE 7: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol Parameter Minimum Units

TPU-READ1

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Power-up to Read Operation 100 µs

TPU-WRITE1Power-up to Write Operation 100 µs

T7.0 1269

TABLE 8: CAPACITANCE (Ta = 25°C, f=1 Mhz, other pins open)

Parameter Description Test Condition Maximum

CI/O1

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

I/O Pin Capacitance VI/O = 0V 20 pF

CIN1Input Capacitance VIN = 0V 16 pF

T8.0 1269

TABLE 9: FLASH RELIABILITY CHARACTERISTICS

Symbol Parameter Minimum Specification Units Test Method

NEND1

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Endurance 10,000 Cycles JEDEC Standard A117

TDR1Data Retention 100 Years JEDEC Standard A103

ILTH1Latch Up 100 + IDD mA JEDEC Standard 78

T9.0 1269

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

AC CHARACTERISTICS

TABLE 10: SRAM READ CYCLE TIMING PARAMETERS

Symbol Parameter Min Max Units

TRCS Read Cycle Time 70 ns

TAAS Address Access Time 70 ns

TBES Bank Enable Access Time 70 ns

TOES Output Enable Access Time 35 ns

TBYES UBS#, LBS# Access Time 70 ns

TBLZS1

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

BES# to Active Output 0 ns

TOLZS1Output Enable to Active Output 0 ns

TBYLZS1UBS#, LBS# to Active Output 0 ns

TBHZS1BES# to High-Z Output 25 ns

TOHZS1Output Disable to High-Z Output 25 ns

TBYHZS1UBS#, LBS# to High-Z Output 35 ns

TOHS Output Hold from Address Change 10 ns

T10.0 1269

TABLE 11: SRAM WRITE CYCLE TIMING PARAMETERS

Symbol Parameter Min Max Units

TWCS Write Cycle Time 70 ns

TBWS Bank Enable to End-of-Write 60 ns

TAWS Address Valid to End-of-Write 60 ns

TASTS Address Set-up Time 0 ns

TWPS Write Pulse Width 60 ns

TWRS Write Recovery Time 0 ns

TBYWS UBS#, LBS# to End-of-Write 60 ns

TODWS Output Disable from WE# Low 30 ns

TOEWS Output Enable from WE# High 0 ns

TDSS Data Set-up Time 30 ns

TDHS Data Hold from Write Time 0 ns

T11.0 1269

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

TABLE 12: FLASH READ CYCLE TIMING PARAMETERS VDD = 2.7-3.3V

Symbol Parameter Min Max Units

TRC Read Cycle Time 70 ns

TCE Chip Enable Access Time 70 ns

TAA Address Access Time 70 ns

TOE Output Enable Access Time 35 ns

TCLZ1BEF# Low to Active Output 0 ns

TOLZ1OE# Low to Active Output 0 ns

TCHZ1BEF# High to High-Z Output 20 ns

TOHZ1OE# High to High-Z Output 20 ns

TOH1Output Hold from Address Change 0 ns

T12.0 1269

1. This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.

TABLE 13: FLASH PROGRAM/ERASE CYCLE TIMING PARAMETERS

Symbol Parameter Min Max Units

TBP Program Time 12 µs

TAS Address Setup Time 0 ns

TAH Address Hold Time 40 ns

TCS WE# and BEF# Setup Time 0 ns

TCH WE# and BEF# Hold Time 0 ns

TOES OE# High Setup Time 0 ns

TOEH OE# High Hold Time 10 ns

TCP BEF# Pulse Width 40 ns

TWP WE# Pulse Width 40 ns

TWPH1

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

WE# Pulse Width High 30 ns

TCPH1 BEF# Pulse Width High 30 ns

TDS Data Setup Time 30 ns

TDH1Data Hold Time 0 ns

TIDA1Software ID Access and Exit Time 150 ns

TES Erase-Suspend Latency 20 µs

TBR1Bus# Recovery Time 1µs

TSE Sector-Erase 25 ms

TBE Block-Erase 25 ms

TSCE Chip-Erase 50 ms

T13.1 1269

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

FIGURE 3: SRAM READ CYCLE TIMING DIAGRAM

FIGURE 4: SRAM WRITE CYCLE TIMING DIAGRAM (WE# CONTROLLED)1

ADDRESSES

AMSS-0

DQ15-0

UBS#, LBS#

OE#

BES#

TRCS

TAAS

TBES

TOES

TBLZS

TOLZS

TBYES

TBYLZS TBYHZS

DATA VALID

TOHZS

TBHZS

TOHS

1269 F03.1

Note: AMSS = Most Significant Address

AMSS = A16 for SST34HF162C and A17 SST34HF164C

TAWS

ADDRESSES

AMSS3-0

BES#

WE#

UBS#, LBS#

TWPS TWRS

TWCS

TASTS

TBWS

TBYWS

TODWS TOEWS

TDSS TDHS

1269 F04.1

NOTE 2

DQ15-8, DQ7-0 VALID DATA IN

Note: 1. If OE# is High during the Write cycle, the outputs will remain at high impedance.

2. If BES# goes low coincident with or after WE# goes low, the output will remain at high impedance.

If BES# goes high coincident with or before WE# goes high, the output will remain at high impedance.

Because DIN signals may be in the output state at this time, input signals of reverse polarity must not be applied.

3. AMSS = Most Significant SRAM Address

AMSS = A16 for SST34HF162C and A17 for SST34HF164C

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

FIGURE 5: SRAM WRITE CYCLE TIMING DIAGRAM (UBS#, LBS# CONTROLLED)1

FIGURE 6: FLASH READ CYCLE TIMING DIAGRAM

ADDRESSES

AMSS3-0

WE#

BES#

TBWS

TAWS

TWCS

TWPS TWRS

TASTS TBYWS

DQ15-8, DQ7-0 VALID DATA IN

TDSS TDHS

UBS#, LBS#

1269 F05.1

NOTE 2 NOTE 2

Note: 1. If OE# is High during the Write cycle, the outputs will remain at high impedance.

2. Because DIN signals may be in the output state at this time, input signals of reverse polarity must not be applied.

3. AMSS = Most Significant SRAM Address

AMSS = A16 for SST34HF162C and A17 for SST34HF164C

1269 F06.0

ADDRESS A19-0

DQ15-0

WE#

OE#

BEF#

TCE

TRC TAA

TOE

TOLZ

VIH

HIGH-Z TCLZ TOH

TCHZ

HIGH-Z

DATA VALIDDATA VALID

TOHZ

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

FIGURE 7: FLASH WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM

FIGURE 8: FLASH BEF# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM

1269 F07.0

ADDRESS A19-0

DQ15-0

TDH

WPH

TDS

TWP

TAH

TAS

TCH

TCS

BEF#

555 2AA 555 ADDR

XXAA XX55 XXA0 DATA

WORD

(ADDR/DATA)

OE#

WE#

TBP

Note: X can be VIL or VIH, but no other value.

VALID

1269 F08.0

ADDRESS A19-0

DQ15-0

TDH

CPH

TDS

TCP

TAH

TAS

TCH

TCS

WE#

555 2AA 555 ADDR

XXAA XX55 XXA0 DATA

WORD

(ADDR/DATA)

OE#

BEF#

TBP

Note: X can be VIL or VIH, but no other value.

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

FIGURE 9: FLASH DATA# POLLING TIMING DIAGRAM

FIGURE 10: FLASH TOGGLE BIT TIMING DIAGRAM

1269 F09.0

ADDRESS A19-0

DQ7DATA DATA# DATA# DATA

WE#

OE#

BEF#

TOEH

TOE

TCE

TOES

1269 F10.0

ADDRESS A19-0

DQ6

WE#

OE#

BEF#

TOE

TOEH

TCE

TWO READ CYCLES

WITH SAME OUTPUTS

VALID DATA

TBR

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

FIGURE 11: FLASH WE# CONTROLLED CHIP-ERASE TIMING DIAGRAM

FIGURE 12: FLASH WE# CONTROLLED BLOCK-ERASE TIMING DIAGRAM

VALID

1269 F11.0

ADDRESS A19-0

DQ15-0

WE#

555 2AA 2AA555 555

XX55 XX10XX55XXAA XX80 XXAA

555

OE#

BEF#

SIX-BYTE CODE FOR CHIP-ERASE

TSCE

TWP

Note: This device also supports BEF# controlled Chip-Erase operation.

The WE# and BEF# signals are interchangeable as long as minimum timings are met. (See Table 13.)

X can be VIL or VIH, but no other value.

1269 F12.0

ADDRESS

19-0

15-0

WE#

555 2AA 2AA555 555

XX55 XX50XX55XXAA XX80 XXAA

OE#

BEF#

SIX-BYTE CODE FOR BLOCK-ERASE

VALID

Note: This device also supports BEF# controlled Block-Erase operation.

The WE# and BEF# signals are interchangeable as long as minimum timings are met. (See Table 13.)

BAX = Block Address

X can be VIL or VIH, but no other value.

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

FIGURE 13: FLASH WE# CONTROLLED SECTOR-ERASE TIMING DIAGRAM

FIGURE 14: FLASH SOFTWARE ID ENTRY AND READ

1269 F13.0

ADDRESS

19-0

15-0

WE#

555 2AA 2AA555 555

XX55 XX30XX55XXAA XX80 XXAA

OE#

BEF#

SIX-BYTE CODE FOR SECTOR-ERASE

VALID

Note: This device also supports BEF# controlled Sector-Erase operation.

The WE# and BEF# signals are interchangeable as long as minimum timings are met. (See Table 13.)

SAX = Sector Address

X can be VIL or VIH, but no other value.

1269 F14.0

ADDRESS A14-0

TIDA

DQ15-0

WE#

555 2AA 555 0000 0001

OE#

BEF#

Three-Byte Sequence For Software ID Entry

TWP

TWPH TAA

00BF Device ID

XX55XXAA XX90

Note: X can be VIL or VIH, but no other value.

Device ID - 734BH for SST34HF162C/164C

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

FIGURE 15: FLASH SOFTWARE ID EXIT

1269 F15.0

ADDRESS A14-0

DQ15-0

TIDA

TWP

TWHP

WE#

555 2AA 555

Three-Byte Sequence for Software ID Exit and Reset

OE#

BEF#

XXAA XX55 XXF0

Note: X can be VIL or VIH, but no other value

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

FIGURE 16: AC INPUT/OUTPUT REFERENCE WAVEFORMS

FIGURE 17: A TEST LOAD EXAMPLE

1269 F16.0

REFERENCE POINTS OUTPUTINPUT VIT

VIHT

VILT

VOT

AC test inputs are driven at VIHT (0.9 VDD) for a logic “1” and VILT (0.1 VDD) for a logic “0”. Measurement reference points

for inputs and outputs are VIT (0.5 VDD) and VOT (0.5 VDD). Input rise and fall times (10% ↔ 90%) are <5 ns.

Note: VIT - VINPUT Te s t

VOT - VOUTPUT Tes t

VIHT - VINPUT HIGH Test

VILT - VINPUT LOW Test

1269 F17.0

TO TESTER

TO DUT

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

FIGURE 18: PROGRAM ALGORITHM

1269 F18.0

Start

Load data: XXAAH

Address: 555H

Load data: XX55H

Address: 2AAH

Load data: XXA0H

Address: 555H

Load

Address/Data

Wait for end of

Program (TBP,

Data# Polling

bit, or Toggle bit

operation)

Program

Completed

Note: X can be VIL or VIH, but no other value.

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

FIGURE 19: WAIT OPTIONS

1269 F19.0

Wait TBP,

TSCE, TSE

or TBE

Program/Erase

Initiated

Internal Timer Toggle Bit

Ye s

Program/Erase

Completed

Does DQ6

match?

Read same

byte/word

Data# Polling

Program/Erase

Completed

Program/Erase

Completed

Read

byte/word

Is DQ7 =

true data?

Read DQ7

Program/Erase

Initiated

Program/Erase

Initiated

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

FIGURE 20: SOFTWARE PRODUCT ID COMMAND FLOWCHARTS

1269 F20.0

Load data: XXAAH

Address: 555H

Software Product ID Entry

Command Sequence

Load data: XX55H

Address: 2AAH

Load data: XX90H

Address: 555

Wait TIDA

Read Software ID

Load data: XXAAH

Address: 555H

Software ID Exit

Command Sequence

Load data: XX55H

Address: 2AAH

Load data: XXF0H

Address: 555H

Wait TIDA

Return to normal

operation

Note: X can be VIL or VIH, but no other value.

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

FIGURE 21: ERASE COMMAND SEQUENCE

1269 F21.0

Load data: XXAAH

Address: 555H

Chip-Erase

Command Sequence

Load data: XX55H

Address: 2AAH

Load data: XX80H

Address: 555H

Load data: XX55H

Address: 2AAH

Load data: XX10H

Address: 555H

Load data: XXAAH

Address: 555H

Wait TSCE

Chip erased

to FFFFH

Load data: XXAAH

Address: 555H

Sector-Erase

Command Sequence

Load data: XX55H

Address: 2AAH

Load data: XX80H

Address: 555H

Load data: XX55H

Address: 2AAH

Load data: XX30H

Address: SAX

Load data: XXAAH

Address: 555H

Wait TSE

Sector erased

to FFFFH

Load data: XXAAH

Address: 555H

Block-Erase

Command Sequence

Load data: XX55H

Address: 2AAH

Load data: XX80H

Address: 555H

Load data: XX55H

Address: 2AAH

Load data: XX50H

Address: BAX

Load data: XXAAH

Address: 555H

Wait TBE

Block erased

to FFFFH

Note: X can be VIL or VIH, but no other value.

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

PRODUCT ORDERING INFORMATION

Valid combinations for SST34HF162C

SST34HF162C-70-4C-LBK SST34HF162C-70-4C-LBKE

SST34HF162C-70-4E-LBK SST34HF162C-70-4E-LBKE

Valid combinations for SST34HF164C

SST34HF164C-70-4C-LBK SST34HF164C-70-4C-LBKE

SST34HF164C-70-4E-LBK SST34HF164C-70-4E-LBKE

Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales

representative to confirm availability of valid combinations and to determine availability of new combinations.

Package Attribute

E1 = non-Pb

Package Modifier

K = 48 balls

Package Type

LB = LBGA (10mm x 12mm x 1.4mm, 0.50mm ball size)

Temperature Range

C = Commercial = 0°C to +70°C

E = Extended = -20°C to +85°C

Minimum Endurance

4 =10,000 cycles

Read Access Speed

70 = 70 ns

Version

C = SRAM

SRAM Density

2 = 2 Mbit

4 = 4 Mbit

Flash Density

16 = 16 Mbit

Voltage

H = 2.7-3.3V

Product Series

34 = Dual-Bank Flash + SRAM ComboMemory

1. Environmental suffix “E” denotes non-Pb solder.

SST non-Pb solder devices are “RoHS Compliant”.

Device Speed Suffix1 Suffix2

SST34HF162C - XXX -XX-XXXX

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

PACKAGING DIAGRAMS

48-BALL LOW-PROFILE BALL GRID ARRAY (LBGA) 10MM X 12MM

SST PACKAGE CODE: LBK

H G F E D C B A

A B C D E F G H

BOTTOM VIEW

SIDE VIEW

SEATING PLANE

0.40 ± 0.05

1.4 Max

0.12

0.50 ± 0.05

(48X)

1.0

5.0

1.0

7.0

48-lbga-LBK-10x12-500mic-2

Note: 1. Although many dimensions are similar to those of JEDEC Publication 95, MO-210, this specific package is not registered.

2. All linear dimensions are in millimeters.

3. Coplanarity: 0.12 mm

4. Ball opening size is 0.4 mm (± 0.05 mm)

1mm

TOP VIEW

10.00 ± 0.20

12.00 ± 0.20

A1 CORNER A1 CORNER

http://store.iiic.cc/

EOL Data Sheet

16 Mbit Dual-Bank Flash + 2/4 Mbit SRAM ComboMemory

SST34HF162C / SST34HF164C

TABLE 14: REVISION HISTORY

Number Description Date

00 •Initial Release Aug 2004

01 •Adding 4 Mbit SRAM parts and associated MPNs

•Removed Pb-free MPNs for SST34HF162C devices

•Clarifed values for Low Power Consumption on page 1

•Added 5 MHz specifications for Active VDD Current (IDD) to Table 6 on page 11

•Data sheet status changed to “Preliminary Specifications”

Sep 2004

02 •Changed document status from “Preliminary Specification” to “Data Sheet”

•Added RoHS compliance information on page 1 and in the “Product Ordering Informa-

tion” on page 26

•Added the solder reflow temperature to the “Absolute Maximum Stress Ratings” on

page 10.

•Added Pb-free MPNs for all devices

•End-of-Life data sheet for all valid combination in S71269

•Recommended replacement devices are SST34HF1641J found in S71336

May 2007

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036

www.SuperFlash.com or www.sst.com

http://store.iiic.cc/